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ABSTRACT 
Dynamic comparators and voltage references are among the most widely used 
fundamental building blocks for various types of circuits and systems, such as data 
converters, PLLs, switching regulators, memories, and CPUs. As thermal constraints 
quickly emerged as a dominant performance limiter, on-die temperature sensors will be 
critical to the reliable operation of future integrated circuits. This dissertation investigates 
characteristics of these three enabling circuits and design strategies for improving their 
performances. 
One of the most critical specifications of a dynamic comparator is its input 
referred offset voltage, which is pivotal to achieving overall system performance 
requirements of many mixed-signal circuits and systems. Unlike offset voltages in other 
circuits such as amplifiers, the offset voltage in a dynamic comparator is extremely 
challenging to analyze and predict analytically due to its dependence on transient 
response and due to internal positive feedback and time-varying operating points in the 
comparator. In this work, a novel balanced method is proposed to facilitate the evaluation 
of time-varying operating points of transistors in a dynamic comparator. Two types of 
offsets are studied in the model: (1) static offset voltage caused by mismatches in 
mobilities, transistor sizes, and threshold voltages, and (2) dynamic offset voltage caused 
by mismatches in parasitic capacitors or loading capacitors. To validate the proposed 
method, dynamic comparators in two prevalent topologies are implemented in 0.25 µm 
and 40 nm CMOS technologies. Agreement between predicted results and simulated 
results verifies the effectiveness of the proposed method. The new method and the 
analytical models enable designers to identify the most dominant contributors to offset 
xi 
 
and to optimize the dynamic comparators’ performances. As an illustrating example, the 
“Lewis-Gray” dynamic comparator was analyzed using the balanced method and 
redesigned to minimize its offset voltage.  Simulation results show that the offset voltage 
was easily reduced by 41% while maintaining the same silicon area.  
A bandgap voltage reference is one of the core functional blocks in both analog 
and digital systems. Despite the reported improvements in performance of voltage 
references, little attention has been focused on theoretical characterizations of non-ideal 
effects on the value of the output voltage, on the inflection point location and on the 
curvature of the reference voltage. In this work, a systematic approach is proposed to 
analytically determine the effects of two non-ideal elements: the temperature dependent 
gain-determining resistors and the amplifier offset voltage. The effectiveness of the 
analytical models is validated by comparing analytical results against Spectre simulation 
results.  
Research on on-die temperature sensor design has received rapidly increasing 
attention since component and power density induced thermal stress has become a critical 
factor in the reliable operation of integrated circuits. For effective power and thermal 
management of future multi-core systems, hundreds of sensors with sufficient accuracy, 
small area and low power are required on a single chip. This work introduces a new 
family of highly linear on chip temperature sensors. The proposed family of temperature 
sensors expresses CMOS threshold voltage as an output. The sensor output is 
independent of power supply voltage and independent of mobility values. It can achieve 
very high temperature linearity, with maximum nonlinearity around +/- 0.05oC over a 
temperature range of -20oC to 100oC. A sizing strategy based on combined analytical 
xii 
 
analysis and numerical optimization has been presented. Following this method, three 
circuits A, B and C have been designed in standard 0.18 µm CMOS technology, all 
achieving excellent linearity as demonstrated by Cadence Spectre simulations. Circuits B 
and C are the modified versions of circuit A, and have improved performance at the worst 
corner–low voltage supply and high threshold voltage corner. Finally, a direct 
temperature-to-digital converter architecture is proposed as a master-slave hybrid 
temperature-to-digital converter. It does not require any traditional constant reference 
voltage or reference current, it does not attempt to make any node voltage or branch 
current constant or precisely linear to temperature, yet it generates a digital output code 
that is very linear with temperature.  
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CHAPTER 1  
INTRODUCTION 
For the past four decades, the semiconductor industry has distinguished itself in 
the rapid pace of improvements in all kinds of products. Since 2005, the concept of 
“More than Moore” proposed by the International Technology Roadmap for 
Semiconductors (ITRS) has been discussed. It points out two dimensional trends for 
semiconductor industry. One dimension is called “More Moore” and contains two main 
aspects: the traditional geometrical downscaling motivated by Moore’s Law, and three-
dimensional device structure improvement and novel design technology, such as multi-
core design. The other dimension refers to functional diversification or “More than 
Moore.” The “More than Moore” approach stimulates a higher integration of 
functionalities and provides more value at the customer end. The two trends demonstrate 
the principal trends in the following categories: integration level, cost, speed, power, 
compactness, functionality, and reliability [1]. 
This work focuses on the analyses and designs of three fundamental building 
blocks—dynamic comparators, voltage references, and on-die temperature sensors. They 
are widely used in a variety of circuits and systems, such as data converters, phase locked 
loops (PLLs), memories, switching regulators, and medical sensors. Their performance 
plays a crucial role in the realization of low power, low cost, high integration, and a good 
reliable design of the whole system. 
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ANALYSES OF STATIC AND DYNAMIC OFFSET PREDICTION IN DYNAMIC 
COMPARATORS 
An important portion of the dissertation focuses on the offset analyses of dynamic 
comparators. As a low power, fast-speed, decision-making circuit, dynamic comparators 
form the core in flash analog to digital converters (ADCs), play a critical role in pipeline 
ADCs, and are also applied in a wide range of other analog and mixed-signal circuits and 
systems. Offset analyses for operational amplifiers (Op-Amps) have been well developed 
for years and are well documented in textbooks and literatures. However, there is no 
thorough and accurate analysis on how to evaluate the offset of dynamic comparators. In 
the existing literature, authors tend to analyze the static input offset voltage in a dynamic 
comparator in the same way as in a traditional Op Amp [2]–[4]. This approach works well 
for an op-amp based comparator since the operation regions of all transistors are well 
defined. However, in dynamic comparators with an internal positive feedback, that 
method is no longer applicable since the transconductance gm and output conductance go 
of any transistor in a dynamic comparator are input level dependent and time dependent, 
and hence, not well defined.  
Since the operation region of every transistor in a dynamic comparator is changing 
during each clock period, and how it changes depends on the input signal value during that 
clock period, a dynamic comparator is viewed as a time-varying, non-linear system. In this 
work, a balance mode approach is first proposed to analyze the offset in this time-varying, 
non-linear system. Following this approach, analytical expressions for offset voltages can 
be derived once the comparator architecture is given. Two types of mismatches are 
included in the analytical model: (1) static offset voltages caused by mismatches in µCox 
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and the threshold voltage Vth; and (2) dynamic offset voltage due to mismatches in 
parasitic capacitances at various circuit nodes. From the analytical models, designers can 
obtain an insight about the main contributors to offset and can thus fully explore the 
tradeoffs in dynamic comparator design, such as offset voltage, area, and speed. To 
illustrate the potential of the approach, the explicit expressions of offset voltage for static 
random offset were applied to guide the optimization of the classic “Lewis-Gray” 
comparator. Compared to the original design, the input offset voltage was easily reduced 
by 41% after optimization while maintaining the same silicon area.   
SYSTEMATIC CHARACTERIZATIONS OF NON-IDEAL EFFECTS IN HIGH 
PRECISION VOLTAGE REFERENCES 
The second topic of this work is the systematic characterizations of non-idealities 
on the performances of high-precision voltage references. Voltage reference circuits 
provide an output voltage that is ideally constant and independent of supply variations, 
process parameter variations, and environmental changes [5]–[9].  Voltage reference 
circuits have been widely applied in a broad range of systems, such as high performance 
data converters, PLLs, and monolithic sensors. Given the wide applicability, industry has 
explored voltage references’ characteristics and fabricated them in integrated circuit 
technology for low cost high volume production. 
Bandgap references extract the bandgap voltage from the device characteristics of 
a pn junction by using either bipolar transistors or diodes.  How this extraction is 
accomplished is strongly dependent upon the circuit in which these junction devices are 
embedded.  As such, designing and analyzing bandgap references requires a good model 
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of the relationship between the port electrical variables and the temperature for a pn 
junction. 
Despite the fact that performance of reported bandgap voltage references is 
improving, until recently, a closed-form expression for the output voltage of the most 
basic bandgap references was not available, making it difficult to determine analytically 
and systematically the effects of the temperature dependence of non-ideal components on 
the magnitude of the output voltage, the inflection point location, and the curvature of 
these bandgap circuits. In this work, several non-ideal components that can adversely 
affect the performance of bandgap references are identified. A systematic approach is 
proposed to determine analytically the effects of the temperature dependence of non-ideal 
components. Analytical expressions for the effects of two of the most common non-ideal 
components—the temperature-dependent gain-determining resistors and the amplifier 
offset voltage on the temperature characteristics of basic bandgap circuits—are 
developed. The effectiveness of the analytical expression is demonstrated by comparing 
the analytical results with results using Cadence Virtuoso Spectre circuit simulator. 
DESIGNS OF HIGHLY LINEAR VERY COMPACT ON-DIE TEMPERATURE 
SENSORS 
The third major part of my work is the design of highly linear, very compact on-
die temperature sensors.  Driven by higher integration trends in semiconductor roadmaps, 
the component density per unit die has been dramatically increased, leading to excessive 
chip heating, causing serious concerns regarding chip reliability and performance [1]. For 
example, in recent years, the power density in micro-processors and related System on 
Chip (SoC) scale circuits has been dramatically increasing with decreasing feature sizes 
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and increasing clock speeds. To alleviate the thermal process, performance improvements 
in emerging processes are coming in the architectural level using multi-core structures 
along with power management techniques that include combinations of measurement-
driven dynamic supply voltage scaling, dynamic clock frequency scaling, and pre-
calculated or dynamic task assignments. The measurement-driven power/thermal 
management approach is based upon thermal measurements at multiple strategic sites in 
the cores, as well as at critical locations throughout the remainder of the die. The 
functions of the on-die temperature sensors are: monitoring the temperature at critical 
sites, and providing feedbacks from sensory data into techniques for thermal management 
and system performance optimizations. Although the temperature measurement appears 
to be a straightforward task, the requirements of the on-die temperature sensor are quite 
strict. The sensors need to be very small so that they can be placed close to a small group 
of critical transistors. In addition, the sensor needs to be accurate enough for measuring 
temperature. For example, if we use the sensor’s output as the input to the electric field 
dependent model (E-model) [11]–[13] to model the time dependent dielectric breakdown 
(TDDB), it can be readily shown that a 5oC error in temperature measurement at 50oC 
causes a 34% error in the mean time to failure (MTF) in mature processes. This error 
could be even worse in processes with thinner oxides. Other failure mechanisms are also 
adversely affected by temperature measurement errors.  Correspondingly, using the 
widely accepted Black model for electro-migration [14], it can be shown that a 5oC error 
in temperature measurement at 50oC causes a 34% error in the MTF; a 50% error in 
current measurement causes a 56% error in the MTF; and a combined temperature 
current measurement error causes an error of 71% in the MTF. The existing integrated 
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temperature sensors are not sufficient to fulfill the multi-site high-precision measurement 
task.  
In this work, a family of small temperature sensors is proposed to provide a 
possible solution for highly accurate, on-die temperature measurements. The circuits are 
able to extract a complementary metal-to-oxide-semiconductor (CMOS) transistor 
threshold voltage that is very linear with temperature. A procedure to achieve second and 
third order temperature nonlinearity compensation has been described. Simulation results 
demonstrate that a maximum temperature error of around 0.05oC can be achieved, which 
is more than ten times better than the latest reported CMOS on-die temperature sensor. 
Finally, a temperature-to-digital sensor cell called the “master-slave hybrid temperature-
to-digital converter” is proposed. It does not require any traditional constant reference 
voltage or reference current, and it does not attempt to make any node voltage or branch 
current constant or precisely linear to temperature, yet it generates a digital output code 
that is extremely linear to temperature. All these features make this proposed topology 
very suitable for on-die, multi-site temperature measurement with high accuracy 
requirements. 
DISSERTATION ORGANIZATION 
This dissertation comprises a collection of three published papers, two accepted 
papers and two chapters that will result in two additional papers. Chapter 1 gives an 
introduction of analyses and design strategies for three fundamental enabling building 
blocks: dynamic comparators, voltage references, and on-die temperature sensors. 
Chapter 2 is based upon a paper published in the IEEE Transactions on Circuits and 
Systems, 2009 and IEEE International Symposium on Circuits and Systems, 2008, 
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presenting the “balanced mode method” to analyze random static offset voltage caused by 
process variations in threshold voltage Vth and ß factor µCoxW/L in dynamic 
comparators. This method facilitates the offset prediction in dynamic comparators—the 
time-varying, non-linear systems. The proposed analytical model provides guidance in 
the optimization to reduce offset. Chapter 3 is a paper accepted by the IEEE International 
Symposium on Circuits and Systems, for publication in 2010. It focuses on capacitive 
mismatch—a significant contributor to overall offset but more challenging to predict 
analytically previously because of the energy storage feature of the capacitors. In this 
chapter, the balanced mode method is generalized and applied to estimate capacitive 
mismatch induced offset. Chapter 4 is a paper published by the Midwest Symposium on 
Circuits and Systems, 2008. It presents a systematic approach to determine the effects of 
non-ideal components on the performances of high precision voltage references, such as 
the magnitude of the output voltage, the inflection point location, and the curvature. The 
Appendix to Chapter 4 is laboratory measurement results of bandgap voltage references 
using 0.6µm technology on-chip diodes. The measured thermal transfer of this reference 
circuit demonstrates a positive curvature, opposite to the traditional curvature of the 
reported bandgap voltage references. Chapter 5 contains a paper published by the 
Midwest Symposium on Circuits and Systems 2010, and it focuses on the analysis and 
designs of highly linear, very compact, trim-less on-die temperature sensors. Chapter 6 
proposes two alternative threshold voltage extraction circuits for temperature sensors 
with improved immunity to the low-voltage high-threshold corner compared to the 
structure in Chapter 5. Chapter 7 proposes a new topology of temperature-to-digital 
converter. This temperature-to-digital converter does not require any conventional 
8 
 
 
voltage or current references, or contain any traditional analog-to-digital converter. The 
design provides a possible solution for multi-site, on-die temperature measurements with 
high accuracy requirements. Chapter 8 presents the overall conclusions of the work. 
REFERENCES 
[1] Semiconductor Industry Roadmap Executive Summary, “International 
Technology Roadmap for Semiconductors,” 2009. 
[2] L. Sumanen, M. Waltari and K. Halonen, “A mismatch insensitive CMOS 
dynamic comparator for pipeline A/D converters,” Proc. IECES, pp. I-32-35, Dec. 2000. 
[3] L. Sumanen, M. Waltari, V. Hakkarainen and K. Halonen, “CMOS dynamic 
comparators for pipeline A/D converters,” Proc. ISCAS, pp.V-157-V160, May 2002. 
[4] G. A. Al-Rawi, “A New Offset Measurement And Cancellation Technique For 
Dynamic Latches,” Proceedings of the 2002 IEEE International Symposium on Circuits 
and Systems, Vol. 5, pp. 149-152, May 2002. 
[5] D. F. Hilbiber, “A new semiconductor voltage standard,” Dig. Techn. Papers 
ISSCC, pp.32-33, Feb. 1964. 
[6] R. Widlar, “Designing Positive Voltage Regulators”, EEE, Vol. 17, pp. 90-97, 
June 1969. 
[7] R. Widlar, “New Developments in IC Voltage Regularors”, IEEE Journal of Solid 
State Circuits, Vol. 6, pp. 2-7, Feb. 1971 
[8] P. R. Gray and R. G. Meyer, Analog Integrated Circuits. New York: Wiley, 2001. 
[9] A. P. Brokaw, “A simple three-terminal IC bandgap reference,” IEEE J. Solid-
State Circuits, Vol. SC-9, pp. 388–393, Dec. 1974. 
9 
 
 
[10] K. C. Boyko and D. L. Gerlach, “Time Dependent Dielectric Breakdown of 210 Å 
Oxides,” International Reliability Physics Symposium, pp.1-8, April 1989. 
[11] J. S. Suehle and P. Chaparala, “Low electric field breakdown of thin SiO2 films 
under static and dynamic stress,” IEEE Trans. Electron Devices, Vol. 44, p. 801, May 
1997. 
[12] J. Suehle, P. Chaparala, C. Messick, W. Miller, and K. Boyko, “Field and 
temperature acceleration of time-dependent dielectric breakdown in intrinsic thin SiO2,” 
Proc. IEEE IRPS, Vol. 32, p. 120-125, 1994. 
[13] M. Kimura, “Oxide breakdown mechanism and quantum physical chemistry for 
time-dependent dielectric breakdown,” Proc. IEEE IRPS, 1997, vol. 35, p. 190. 
[14] J. R. Black, “Electromigration-A brief survey and some recent results,” IEEE 
Trans. Electron Devices, Vol. ED-16, no. 4, p. 338-347, 1969. 
 
 
 
 
 
 
 
 
10 
 
 
CHAPTER 2  
ANALYSES OF STATIC AND DYNAMIC RANDOM OFFSET 
VOLTAGES IN DYNAMIC COMPARATORS 
A paper published in IEEE Transactions on Circuits and Systems  
Part I: Regular Papers, Vol.56, No.5, pp.911-919, May 2009 
Jun He, Sanyi Zhan, Degang Chen, Randall Geiger 
ABSTRACT 
When mismatches are present in a dynamic comparator, due to internal positive 
feedback and transient response, it is always challenging to analytically predict the input 
referred random offset voltages since the operating points of transistors are time varying. 
In this paper, a novel balanced method is proposed to facilitate the evaluation of 
operating points of transistors in a dynamic comparator. Therefore it becomes possible to 
obtain an explicit expression for offset voltage in dynamic comparators. We include two 
types of mismatches in the model: (1) static offset voltages from the mismatch in µCox 
and threshold voltage Vth; (2) dynamic offset voltage due to the mismatch in the parasitic 
capacitances. From the analytical models, designers can obtain an intuition about the 
main contributors to offset and also fully explore the tradeoffs in dynamic comparator 
design, such as offset voltage, area and speed. To validate the balanced method, two 
topologies of dynamic comparator implemented in 0.25µm and 40nm CMOS technology 
are applied as examples. Input referred offset voltages are first derived analytically based 
on SPICE Level 1 model, whose values are compared with more accurate Monte Carlo 
transient simulations using a sophisticated BSIM3 model. A good agreement between 
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those two verifies the effectiveness of the balanced method. To illustrate its potential, the 
explicit expressions of offset voltage were applied to guide the optimization of a “Lewis-
Gray” structure. Compared to the original design, the input offset voltage was easily 
reduced by 41% after the optimization while maintaining the same silicon area. 
Index Terms—Dynamic Comparators, Monte Carlo Method, Static Offset Voltage, 
Dynamic Offset Voltage 
 
I. INTRODUCTION 
Comparators have a crucial influence on the overall performance in high-speed 
analog-to-digital converters (ADCs) [1]. Since they are decision-making circuits that  
interface the analog and digital signals, the accuracy, which is often determined by its 
input referred offset voltage, is essential for the resolution of high performance ADCs [2]. 
Dynamic comparators are widely used in the high speed ADCs due to its low power 
consumption and fast speed. However, there is a lack of thorough and accurate analysis in 
the literature on how to evaluate the input offset voltages analytically.  
 Although there exist various offset cancellation circuits and digital calibration techniques 
[3] [4], to apply such additional circuits to cancel offset voltages increases the power 
consumption, silicon area and lowers the overall speed. When the transistor feature size is 
scaled down, random offsets impact the yield of ADCs more severely [5]. Different from 
the offset caused by mismatch from the gradient effect, random offset cannot be relieved 
by any layout strategy [6]. In order to achieve an optimum dynamic comparator design, it 
is essential to have analytical methods to predict offset voltages, especially random offset 
voltages and provide a deeper insight into the main offset contributors.  
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Neglecting error sources from external circuits, such as timing error and variation 
of reference voltages, the offset voltage in a dynamic comparator is mainly comprised of 
two types of mismatch: (1) static mismatch from variation in µCox and threshold voltage 
Vth; (2) dynamic mismatch from internal node parasitic capacitors’ imbalance. In the 
previous literatures, both of the mismatches are not well characterized.  
First, the previous authors tend to analyze the static input offset voltage in a 
dynamic comparator in the same way as in the traditional operational amplifier [7]–[9]. 
The calculation of offset voltage in the op-amp based comparator is straightforward since 
the operation regions of all transistors are well defined. However, in dynamic 
comparators with an internal positive feedback, the previous method is not applicable 
since trans-conductance gm and output conductance go of any transistor are time-
dependent and not well defined. The authors fail to clearly state how to determine the 
value of gm and go of the transistors at time-varying condition. 
To overcome the difficulties in determining the operation regions and bias 
conditions of transistors in a dynamic comparator when the mismatch exists, we 
previously proposed a balanced method to calculate the static input offset voltage [10]. In 
this method, we first solve the bias point at the comparison phase when the circuit is 
perfectly balanced without any mismatch. Then, if any mismatch is involved, we apply a 
compensation voltage ∆Vin at one of the input terminals to cancel the mismatch effect and 
ensure the comparator to reach the balanced status again. ∆Vin is the input referred offset 
voltage. Its variance σ2Vos is regarded as the square of random offset voltage. Therefore, 
analytical expressions for static input offset voltage are derived and allow designers to 
focus on the most influential offset contributors. In very recent publication about thermal 
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noise analysis in dynamic comparators [11], authors divided the transient process into 
three phases and performed noise analysis from stochastic differential equations in each 
time phase. However, in each phase, it is still not straight-forward to determine the bias 
points for each transistor. Besides, utilizing the piece-wise linear method takes 
considerable effort and time. 
Second, very little emphasis is placed on mismatch of internal parasitic 
capacitance. Although the feature size of transistors continues to be scaled down, the 
associated parasitic capacitance is not necessarily decreased due to the reduction of the 
oxide thickness and the junction depths [5]. In [12] [13], the authors point out that 1fF or 
2fF capacitance mismatch at the output can lead to several tens of milivolts offset.  
Compared with the absolute capacitance mismatch, our study in this work find that the 
relative capacitance mismatch defined as ∆C/Cn is more significant in affecting input 
offset voltage. ∆C is the capacitor mismatch at differential nodes; Cn is nominal 
capacitance at those nodes. 
The paper is organized as follows. In section II, the balanced method is explained 
and applied to an example to analyze the static offset voltage from random mismatch in 
µCox and Vth; then the dynamic offset voltage from internal capacitor mismatch is derived 
based on the similar approach. In section III, our analytical results are compared with the 
more accurate Monte Carlo transient simulations. “Lewis-Gray” comparators 
implemented in 0.25µm and 40nm CMOS technology are built and analyzed. A good 
agreement between the simulated values and derived values shows the effectiveness of 
this balanced method. The derived analytical expressions provide deeper insights into the 
most dominant offset contributors and design tradeoffs. In section IV, the analytical 
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results are applied to guide the optimization of a dynamic comparator and easily reduce 
the offset voltage by 41% by re-sizing the transistors while maintaining a constant total 
area. In section V, the method proposed in section II is further verified by predicting 
offset voltage for another popular comparator topology built in 40nm CMOS process. 
Section VI summaries the work. 
II. RANDOM OFFSET VOLTAGE IN DYNAMIC COMPARATORS 
We use the comparator architecture in Fig.2.1 for our analysis. It is based on the 
structure reported in [14]. The so called “Lewis-Gray” comparator is a widely used 
dynamic comparator in pipeline A/D converters. The method we proposed to evaluate 
offset voltage can be similarly extended to characterize offset in other dynamic 
comparators. In section V, we applied the proposed method to another popular 
comparator topology introduced in [7] and developed its analytical model for offset 
voltage. The simulated results also show a good agreement between the derived results 
and Monte Carlo simulation results. 
Static offset voltage from µCox and Vth mismatches 
A fully differential dynamic comparator will maintain a balanced state if no 
mismatch exists in the circuit. For static offset voltage, balanced state means that 
Vout+=Vout-; currents I1 and I2 in both branches are identical at all the time during the 
transient process. The balanced state can be described by a space Фb comprised of power 
supplies, external bias voltage Vlatch and comparison threshold or reference voltages Vref+ 
and Vref- and transistor node voltages, which is written as Фb = {VDD, Vlatch, Vref+, Vref-, 
Vs5 or Vs6, Vd5 or Vd6, Vout+ or Vout-}, in which the subscripts s and d mean source and 
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drain voltage of a transistor, respectively. When mismatch occurs, the circuit will lose its 
balance so that Vout+Vout-. A voltage ∆Vin can be applied to compensate the mismatch 
effect and make Vout+ equal to Vout-. This compensation voltage ∆Vin is the input offset 
voltage. The new balanced state Фbn is the same as Фb, because mismatches are small 
disturbances that will not change the bias condition of the comparator.  
In order to calculate ∆Vin, node voltages in the balanced state Фb need to be found 
and then are treated as the desired state when ∆Vin is applied to compensate mismatch. 
The chosen time point to calculate Фb is not important since under balanced conditions 
node voltages for both branches are always symmetrical all the time. In this paper, the 
time point when the control signal Vlatch reaches VDD is chosen. Therefore, the operation 
regions of all of the transistors are well defined. Transistors of M1-M4 connecting to the 
input and reference voltages are in the triode region and act like voltage controlled 
resistors. M10 and M11 have equal drain and gate voltage, which makes them work in the 
saturation region. M7 and M8 work as switches embedded in cross-coupled inverter pairs 
made of M5M10 and M6M11. They are turned on during comparison phase and are 
working in the triode region because of their high gate voltage Vg7, 8 = VDD. The drain 
voltage of M5 and M6 is pulled up close to Vout+ or Vout-, and M5 and M6 work in 
saturation. M9 and M12 are both turned off because control signal Vlatch is VDD, which 
indicates that mismatch effects in M9 and M12 is negligible. Once the operation region for 
each transistor is known, combining with known power supply voltages, input voltages 
and process parameters, each node voltage in the dynamic comparator in the balanced 
state can be readily solved.  
If other time point for the analysis is chosen, for instance, when Vlatch is half of 
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the VDD, the operation regions of M7 and M8 become unclear. In that situation, the 
operation regions need to be assumed first, and then verified by solving each node 
voltages under the balanced condition. Iteration may be necessary to find the operation 
region of M7 and M8.  
 
Figure 2.1 “Lewis-Gray” structure 
 
In this paper, mismatch in µCox and threshold voltage Vth are assumed to be the 
dominant factors in causing the static offset voltage. First, mismatch between M5 and M6 
is considered and other pairs are assumed to be perfectly matched. Since at the balanced 
state, by KCL (Kirchhoff’s Current Law), the current flowing through M5 is the sum of 
currents in M1 and M2; the current in M6 is sum of that in M3 and M4. The operation 
regions of the transistors M1–M4 and M5–M6 are well defined when the circuit is balanced 
and analyzed at Vlatch =VDD. M1–M4 work as voltage controlled resistors and operate in the 
triode region. M5 and M6 have the drain voltages almost equal to Vout- and Vout+, 
respectively, so they are in saturation. Applying a square law model, the currents through 
M1–M4, M5 and M6 can be expressed as 
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When µCox and threshold voltage Vth have mismatch between M5 and M6, they can be 
expressed in terms of a nominal part and a variation part. Since µ and Cox are always in a 
form of a product, the combined variation can be regarded as the only variation in 
mobility µ for the convenience of calculation. 
5 5nµ µ µ= + ∆                                           (2.7) 
6 6nµ µ µ= + ∆                                           (2.8) 
5 5t th tV V V= + ∆                                          (2.9) 
6 6t th tV V V= + ∆                                         (2.10) 
where µn and Vth are the nominal values of NMOS mobility and threshold voltage, 
respectively. ∆µ5 and ∆µ6 are the mobility variations for M5 and M6. ∆Vt5 and ∆Vt6 are 
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the variations in threshold voltages of M5 and M6, respectively.  
As a compensation voltage to ensure the comparator work in the balanced condition Фb, 
∆Vin is the offset voltage Vos_M5M6 caused by mismatch between M5 and M6. It can be 
written as function of mobility µ and threshold voltage Vth based on (2.1)-(2.10), 
25 5 1
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               (2.11) 
where Vout+, Vout-, Vs5, Vs6 are solved node voltages in the balanced state Фb and 
Vout+=Vout-, Vs5=Vs6. For matching purpose, all the transistors are sized to have the same 
channel length L; and the four input transistors M1–M4 are sized in the same dimensions.  
In a practical application, the variation part ∆Vt and ∆µ is normally very small 
compared to the nominal component if reasonable yield is to be guaranteed [6]. Therefore, 
it can be derived that offset voltage from M5M6 mismatch can be approximated in the 
expression 
_ 5 6 5 5 6 6 5 5 6 6os M M VT t VT t n nV K V K V K Kµ µµ µ µ µ≈ ⋅∆ + ⋅∆ + ⋅∆ + ⋅∆           (2.12) 
where 5 55
5 1
out s th
VT
s
V V V W
K
V W
+ − −= − ⋅                                    (2.13) 
6 6
6
6 1
out s th
VT
s
V V V W
K
V W
− − −= ⋅                                      (2.14) 
2
5 5
5
5 1
( )
2
out s th
s
V V V W
K
V Wµ
+ − −= ⋅
⋅
                                  (2.15) 
2
6 6
6
6 1
( )
2
out s th
s
V V V W
K
V Wµ
− − −= − ⋅
⋅
                               (2.16) 
19 
 
 
In the BSIM3 and BSIM4 models, mobility µ and threshold voltage Vth have a weak 
correlation in high order terms [15][16]. To simplify the derivation, we assume that µ and 
Vth are uncorrelated with each other and have a nearly Gaussian distribution. It is well 
known that the linear combination of Gaussian random variables is Gaussian [6].  Random 
offset voltage caused by mismatch from M5 and M6 can be derived from the variance of 
(2.12) 
_ 5 6 5 6 5 5 6 6
2 2 2 2 2 2 2 2 2
5 6 / /OS M M t t n nV VT V VT V
K K K Kµ µ µ µ µ µσ σ σ σ σ= ⋅ + ⋅ + ⋅ + ⋅            (2.17)                               
where K2VT5, K2VT6, K2µ5 and K2µ6 have been expressed in (2.13)-(2.16). Similarly, input 
random offset voltages caused by mismatch of the other pairs can also be found as 
follows. Random offset from mismatch between M1 and M4 is 
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Random offset from mismatch between M2 and M3 is  
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Random offset from mismatch between M10 and M11 is 
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Random offset from mismatch between M7 and M8 is 
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where Vtp is the nominal value for the threshold voltage of PMOS; σ2Vti, σ2µi/µn and 
σ2µi/µp (i=1,2..11) characterize random mismatch in threshold voltage and mobility of 
NMOS and PMOS transistors, which can be modeled as follows [5][17], 
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where W and L are the width and length of transistors in the pairs. Avt, Aβ, S2VT0 and S2µ 
are process dependent parameters and S2VT0, S2µ describe the variation of VT0 and µ with 
the spacing. D is the distance on chip between the matching transistors, which will be 
neglected because of its minor contribution to the overall mismatch.  
If the random mismatches in each pair are uncorrelated or nearly uncorrelated, the 
overall static random offset voltage σVos from mismatch in µCox and threshold voltage Vth 
in the dynamic comparator can be described as follows:  
_ 5 6 _ 1 4 _ 2 3 _ 7 8 _ 10 11
2 2 2 2 2 2
os os M M os M M os M M os M M os M MV V V V V V
σ σ σ σ σ σ= + + + +              (2.24) 
Static random offset resulting from mismatch between M9 and M12 is neglected in the 
calculation, because they work as switches during the reset state to pull up the differential 
output to VDD, and then are turned off during the comparison stage.  
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From offset expressions (2.17) to (2.21), we can have the following conclusions about the 
comparator in Fig.2.1: 
--Static random offset voltages caused by mismatch in transistors pairs of M1 and M4, 
M2 and M3 can be reduced by increasing the size of those transistors, because σ2Vti and 
σ2µi/µn  (i=1,2,3,4) are inversely proportional to the product of W and L;  
--Random offset voltages caused by mismatch in transistors pairs of M5 and M6, M7 
and M8 can not be guaranteed to be reduced when the sizes of the transistors are 
increased since the widths also appear in the numerator of the (2.13)-(2.16) and (2.21).  
--A particular aspect ratio W/L can be found to make an optimum tradeoff between 
random offset voltage and transistor size denoted by the product of W and L, which is 
discussed in detail in section IV. 
Dynamic offset voltage from internal capacitor mismatch 
Distinguished from mismatch caused by µCox and threshold voltage Vth, the 
effects of parasitic capacitance mismatch are shown only during the transient process and 
therefore are called the dynamic offset. A four-terminal MOS device includes twelve 
different parasitic capacitors [16]. For a matched pair in the dynamic comparator, any 
dimension mismatch due to process variation and asymmetric interconnection will cause 
capacitance mismatch.  It has been demonstrated that a 1fF capacitance mismatch at the 
output node may contribute several tens of mili-volts input-referred offset voltage [13]. 
For a simple two-inverter latch structure, the authors in [13] have shown analytically the 
derivation of input referred offset voltage. For the more complicated dynamic comparator 
as shown in Fig.2.2, an accurate analysis like what they proposed will be very tedious.  
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As shown in Fig.2.2, C5 and C6 contain all of the parasitic capacitance from Vout- 
and Vout+ to ground, respectively. An accurate analysis to calculate the offset voltage due 
to capacitor mismatch in the dynamic comparator is tedious since we have to consider the 
transient current and voltage due to capacitance charge and discharge. 
By using the balanced method, a simple formula to calculate the input referred 
offset voltage due to C5 and C6 mismatch using a square law model is derived as follows. 
In order to calculate the offset voltage, a DC voltage VOS,C56 is virtually added to the Vin+ 
terminal voltage. When the comparator is balanced, Vout+ and Vout- are equal and dVout+/dt 
and dVout-/dt are equal. The time point to calculate the dynamic offset voltage is chosen at 
when M10 and M11 are about to be turned on. 
 
Figure 2.2 “Lewis-Gray” structure with internal parasitic capacitors 
 
Therefore, the compensation DC voltage VOS,C56 is the input-referred dynamic 
offset voltage. To make the formula more readable, we assume that the transient currents 
through the parasitic capacitance except C5 and C6 are negligible. Then the following 
equations can be written,   
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Applying a square law model to replace the drain source current in (2.28), the input 
referred dynamic offset , 56os CV  due to mismatch in C5 and C6 is derived as, 
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    (2.29) 
where 56 5 6∆ = −C C C  
From (2.29), it is shown that the dynamic offset voltage is more affected by the 
relative capacitance mismatch ∆C56/C6 than just the absolute capacitance mismatch ∆C56. 
If the relative capacitance mismatch is decreased at output nodes, the input referred offset 
voltage will be reduced. A possible strategy to minimize the dynamic offset voltage is 
increasing the transistor area of the M5M6 pair so that the relative mismatch is reduced. 
Moreover, if the comparator speed requirement can be easily met, some precision 
capacitors with very good matching properties can be added at the output nodes to further 
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shrink the relative capacitor mismatch. The Monte Carlo simulations in section III 
confirm the above conclusions. 
III. NUMERICAL EXAMPLES AND MONTE CARLO SIMULATION RESULTS 
The previous analysis is validated with simulations results in this section. The 
“Lewis-Gray” comparator is implemented in both the 0.25µm and 40nm CMOS 
processes. The key values are listed in Table 2.1&2.1. For better matching purpose, 
transistor length is chosen to be the same within each process. 
 Simulations results for static offset voltage 
First, all node voltages are solved when no mismatch is present. The bias 
conditions in the balanced state Фb can be determined. In 0.25µm comparator, it can be 
calculated that: Vout+=Vout-=0.601V, Vd5=Vd6=0.585V, Vs5=Vs6=0.0089V. In the 40nm 
comparator, the bias condition is calculated as: Vout+=Vout-=0.458V, Vd5=Vd6=0.439V, 
Vs5=Vs6=0.0129V.  Then the calculated node voltages are applied to (2.17)–(2.21) to find 
numerical values for random offset caused by mismatch due to process variation in each 
pair. Avt and Aµ in σVt and σµi/µn are process dependent parameters, whose values for 
different processes are listed as a reference in Table 2.3 [5]. 
Monte Carlo transient simulation is performed using a BSIM3 model. In the 
model file, the mobility µn and threshold voltage Vth are defined as Gaussian distributed 
variables with a standard deviation modeled by (2.22) and (2.23). One hundred iterations 
are done for each pair while assuming no mismatch exists in other pairs so that σVos_M1M4, 
σVos_M2M3, σVos_M5M6, σVos_M7M8, σVos_M10M11 and σVos_M9M10 can be determined one by one. 
In Fig.2.3 and Fig.2.4, the random offset voltage calculated by the analytical method 
shows a good agreement with the Monte Carlo simulation results. From the plot, we can 
easily tell the most influential offset contributors. 
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Table 2.1 Key values for the dynamic comparator in 0.25µm 
Process 0.25µm CMOS 
Power supply VDD=1.5V, Vss=0V 
Transistor sizing 
(W/L)1,2,3,4=(1.5µ/0.45µ)x4 
(W/L)5,6,7,8=(3.5µ/0.45µ)x4 
(W/L)10,11=(1.5µ/0.45µ)x4 
Vref Vref+=1.6V, Vref-=1.2V 
Clock signal 
Vlatch 
High=1.5V;Low=0V 
Rise and fall time = 10ps 
Pulse width=20ns; Freq=10MHz 
Switch (PMOS) (W/L)9,12=1.5µ/0.45µ 
 
Table 2.2 Key values for the dynamic comparator in 40nm 
Process 40nm CMOS 
Power supply VDD=1.0V, Vss=0V 
Transistor sizing 
(W/L)1,2,3,4=(0.16µ/0.05µ)x4 
(W/L)5,6,7,8=(0.38µ/0.05µ)x4 
(W/L)10,11=(0.16µ/0.05µ)x4 
Vref Vref+=0.8V, Vref-=0.6V 
Clock signal 
Vlatch 
High=1.0V;Low=0V 
Rise and fall time = 1ps 
Pulse width=500ps; Freq=1GHz 
Switch (PMOS) (W/L)9,12=0.16µ/0.05µ 
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Table 2.3 Mismatch parameters for several CMOS technologies 
Technology Type Avt(mV·µm) Aβ(%·µm) 
2.5 µm 
NMOS 30 2.3 
PMOS 35 3.2 
1.2 µm 
NMOS 21 1.8 
PMOS 25 4.2 
0.7 µm 
NMOS 13 1.9 
PMOS 22 2.8 
0.5 µm 
NMOS 11 1.8 
PMOS 13 2.3 
0.35 µm 
NMOS 9 1.9 
PMOS 9 2.25 
0.25 µm 
NMOS 6 1.85 
PMOS 6 1.85 
40 nm 
NMOS 1.8 0.45 
PMOS 1.7 0.68 
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Figure 2.3 Comparison between analytical results and Monte Carlo simulation for each pair in 
0.25µm comparator 
  
 
Figure 2.4 Comparison between analytical results and Monte Carlo simulation for each pair in 40nm 
comparator 
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Simulations results for dynamic offset voltage 
In section II, the explicit expression of dynamic offset voltage due to capacitance 
mismatch at the output nodes has been derived in (2.29). To demonstrate its 
effectiveness, Monte Carlo transient simulations are conducted based upon the 
comparator described in Table 2.1. As we have predicted from the analytical model, it is 
the relative capacitance mismatch ∆C/Cn  rather than just the absolute mismatch ∆C that 
plays a key role in determining the dynamic offset voltage. As shown in Fig.2.5, it is 
clear that as the output nominal capacitance is increasing but the absolute mismatch 
capacitance is kept as a constant 0.1fF, the dynamic offset is decreasing. The calculated 
and simulated dynamic offset voltages show a reasonable agreement. 
For the dynamic comparator illustrated in Fig.2.2, the contributions to offset 
voltage from parasitic capacitors at different nodes are usually different. In order to 
compare the effects of the capacitance mismatch at different nodes, the mismatch 
capacitor ∆C is added to one of the three nodes A, B and C and the relative capacitance 
mismatch is kept to be 1.67%. The Monte Carlo simulation demonstrates that capacitance 
mismatch at the output node C accounts for 76% overall dynamic offset voltage. The 
capacitance mismatch of C1, 2 and C3, 4 contributes the remaining dynamic offset voltage. 
It shows that capacitor mismatch at the output node is the most influential contributor to 
the dynamic offset. 
To probe more, we further investigate the capacitor mismatch at differential nodes 
A and B. As reported in Fig.2.6, when the nominal capacitance at differential node A, B 
increases, the dynamic offset voltages increase. The results are predictable since a larger 
capacitor will dump larger transient currents to ground. The transient currents flowing 
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through input pairs M2,3 are reduced as a result. To cancel the effects of capacitance 
mismatch in differential nodes, a larger input voltage ∆Vin is required to compensate for 
the mismatch. It suggests that the internal capacitance at nodes A and B should be kept as 
small as possible. 
 
Figure 2.5 Comparison of dynamic offset voltages due to C5,6 mismatch derived by analytical model 
and Monte Carlo simulation 
 
 
Figure 2.6 Dynamic offsets from C1&C2 and C3&C4 mismatch 
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IV. ONE APPLICATION OF THE RANDOM OFFSET ANALYTICAL MODEL 
Without any offset cancellation technique, a dynamic comparator will not easily 
achieve input offset voltage less than several tens of milli-volts. Mismatch caused by 
random variations cannot be relieved from any layout strategy. From pervious sections, it 
is indicted that by using a symmetric layout, well-balanced routing and extra balanced 
capacitive loading, the dynamic mismatch at sensitive nodes—output nodes can be 
reduced. By contrast, it seems more difficult for designers to control the random 
mismatch from µCox and Vth. In fact, by utilizing the analytical model in the analytical 
model in (2.17)–(2.21), the static random offset voltage can be reduced by proper sizing 
without increasing the total area of the comparator.  
The following procedures are applied to find the proper sizes to achieve smaller 
random offset voltage given a fixed total area. 
1) Based on the analytical results in (2.17)-(2.21), the input random offset voltage due 
to each transistor pair can be calculated. Then all the transistor pairs are divided into 
several groups following the rule that in each group there contains both a critical 
matching pair and uncritical pairs. 
2) First focus on the mismatch in one group and assume there is no mismatch in the 
other groups. Based on the conclusion from section II, a minimum random offset voltage 
can be found by properly adjusting the sizes of the transistor pairs depending on their 
contributions to the offset voltages. Apply the same procedure to the remaining groups to 
achieve minimum random offset in each group. 
Apply the above procedure to the comparator example described in Table 2.1. 
Based on the calculated offset voltage from each transistor pair, six pairs of transistors 
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are divided into two groups. Group 1 is composed of the bottom four uncritical matching 
transistor pairs M1–M4 and critical matching transistor pairs M7M8. Group 2 includes the 
four uncritical matching PMOS transistors M9–M12 and critical matching NMOS pairs 
M5M6. 
First, group 1 is optimized. The area budget is moved from M1–M4 to M7M8 by 
increasing the width of M7M8 in a step size of 0.5µm while the total area in the group is 
maintained as a constant. The simulated random offset voltage versus width change in 
M7M8 denoted by ∆W_M7M8 is shown in Fig.2.7. It is shown that when ∆W_ M7M8 is 
equal to 2µm, which means the widths of M7M8 are increased from 3.5µm to 5.5µm and 
widths of M1–M4 are decreased from 1.5µm to 0.5µm. The random offset voltage reaches 
the minimum value 78.3mV within group 1. A similar area allocation procedure is 
applied to group 2 made up of M5M6 and M9–M12. The simulated random offset versus 
∆W of M5M6 is shown in Fig.2.8. Finally, the sizes are optimized and listed in Table 2.4. 
After this optimization, Monte Carlo simulation is applied with mismatch presented in all 
the pairs, and the overall random offset voltage is 150 mV, which is reduced by 41% 
compared with 254 mV in the original sizing. The total area is still kept as a constant. 
V. MODEL VALIDATION IN COMPARATOR TOPOLOGY II 
To further validate the effectiveness of our method in section II, in this section we 
present another dynamic comparator topology in Fig. 2.9 and apply the method to 
analyze its offset. The topology is first introduced in [7].  
The operation of the comparator can simply be described as follows. When latch 
signal reaches zero, M5 and M6 are turned off and current paths are cut off. M9 and M12 
reset the differential output to VDD. When latch signal is raised high, differential output 
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nodes are disconnected from VDD. Depending on the difference between the input voltage 
and reference voltage, cross coupled inverter pairs made up of M7M10 and M8M11 
regeneratively amplify  the difference and determine which of the outputs goes to VDD 
and which to 0V.  
As detailed in section II, to find out the offset voltage from mismatch in µCox and 
threshold voltage Vth, we will first determine the bias conditions at perfectly balanced 
condition. We choose Vlatch=VDD as the time point for analysis. M7, M8, M10 and M11 all 
have the same gate and drain voltages since Vout+=Vout- in the balanced state. Therefore, 
they are working in the saturation region.  M5 and M6 work as tail current sources. They 
are supposed to be working in saturation to eliminate large offset due to the mismatch [8]. 
To avoid M5 and M6 goes into triode when latch signal goes high, instead of using the 
clock going from 0 to VDD, a lower voltage clock Vlatch2 is used to guarantee that M5 and 
M6 remain in saturation [12]. M1–M4 are in triode region and act like voltage controlled 
resistors. 
 
Figure 2.7 Random offset vs. ∆W of matching critical pair M7M8   
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Figure 2.8 Random offset vs. ∆W of matching critical pair M5M6 
 
Table 2.4 Dimensions and random offset comparison 
Name 
Original sizes 
(µm/ µm) 
Optimized sizes 
(µm/ µm) 
 M1M3 1.5/0.45 0.5/0.45 
 M2M4 1.5/0.45 0.5/0.45 
 M5M6 3.5/0.45 2.5/0.45 
 M7M8 3.5/0.45 5.5/0.45 
 M10M11 1.5/0.45 2.0/0.45 
M9M12 1.5/0.45 2.0/0.45 
    σVos 254 mV 150 mV 
 
Once the operation regions are determined, by KCL, we can calculate the offset voltage 
caused by each pair in the comparator. Random offset from mismatch between M2 and 
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M3 is 
_ 2 3 2 3 / 3/2
2 2 2 2 2 2 22 3
5 6( ) ( )2 2os M M t t n n
ds ds
V V V in d tn V ref d tn V
V V
V V V V V V
µ µ µ µ
σ σ σ σ σ− −= + + − − − ⋅ + − − − ⋅   (2.30) 
Random offset from mismatch between M1 and M4 is 
_ 1 4 1 4 1/ 4/
2 2 2 2 2 2 21 4
5 6( ) ( )2 2os M M t t n n
ds ds
V V V in d tn V ref d tn V
V V
V V V V V V
µ µ µ µ
σ σ σ σ σ+ += + + − − − ⋅ + − − − ⋅    (2.31) 
Random offset from mismatch between M5 and M6 is 
_ 5 6 5 6 5
2 2 4
2 2 2 2 2 2 25 2 6 2 5 2
/2 2 2
1 1 11 1 1
( ) ( ) ( )
( ) ( ) ( )
4os M M t t n
latch tn latch tn latch tn
V V V
ds ds ds
W V V W V V W V V
W W WV V V
µ µσ σ σ σ
− − −
= + +
⋅
 
6
4
2 26 2
/2
1 1
( )
( )
4 n
latch tn
ds
W V V
W V
µ µσ
−
+
⋅
      (2.32) 
Random offset from mismatch between M7 and M8 is 
_ 7 8 8 7
2 2
2 2 2 2 28 8 7 7
2 2
1 11 1
( ) ( )
( ) ( )
os M M t t
out s tn out s tn
V V V
ds ds
W V V V W V V V
W WV V
σ σ σ+
− − − −
= +  
8 7
4 4
2 2 2 28 8 7 7
/ /2 2
1 11 1
( ) ( )
( ) ( )
4 4n n
out s tn out s tn
ds ds
W V V V W V V V
W WV V
µ µ µ µσ σ
− +− − − −+ +
⋅ ⋅
    (2.33) 
Random offset from mismatch between M10 and M11 is 
_ 10 11 10 11
2 2
2 2 2 2 210 11
2 2
1 11 1
( ) ( )
( ) ( )
4 4os M M t t
DD out tn DD out tn
V V V
ds ds
W V V V V V VW
W WV V
σ σ σ+ −
− − − −
= +
⋅ ⋅
 
10 11
4 4
2 2 2 210 11
/ /2 2
1 11 1
( ) ( )
( ) ( )
16 16n n
DD out tn DD out tn
ds ds
W V V V V V VW
W WV V
µ µ µ µσ σ
+ −− − − −+ +
⋅ ⋅
    (2.34) 
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Figure 2.9 Topology II dynamic comparator 
 
 
 Table 2.5 Key values for comparator II in 40nm 
Process 40nm CMOS 
Power supply VDD=1.0V, Vss=0V 
Transistor sizing 
(W/L)1,2,3,4,5,6=(0.16µ/0.05µ)x4 
(W/L)7,8=(0.38µ/0.05µ)x4 
(W/L)10,11=(0.16µ/0.05µ)x4 
Vref Vref+=0.8V, Vref-=0.6V 
Clock signal 
Vlatch 
Vlatch1 High=1.0V;Low=0V 
Vlatch2 High=0.4V; Low=0V 
Rise and fall time = 1ps 
Pulse width=500ps; Freq=1GHz 
Switch (PMOS) (W/L)9,12=0.16µ/0.05µ 
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The topology II dynamic comparator implemented in 40nm operates at a 1.0 GHz 
clock frequency with a 1.0 V power supply. Table V shows key design parameters. The 
bias condition at each node is solved as: Vout+=Vout-=0.579V, Vs7=Vs8=0.193V, 
Vd5=Vd6=0.179V. The calculated node voltages are then applied to (2.30)–(2.34) to find 
numerical value for random offset caused by mismatch due to process variation in each 
pair. The calculated values are plotted with the Monte Carlo transient simulation results 
as a comparison. It can be seen that the analytical result gives a good prediction in the 
offset voltage from each pair and especially in the main offset contributors. 
 
Figure 2.10 Comparison between analytical results and Monte Carlo simulation results for each pair 
in 40nm comparator in Fig.2.9 
 
 
VI. CONCLUSIONS 
In this paper, we presented a novel balanced method to analyze input referred 
offset voltages in dynamic comparators. The method solves the problem that in a 
dynamic comparator the operating points of transistors are not well defined in the 
transient process. Based on this method, the explicit expressions for static offset voltages 
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caused by µCox and Vth variation and dynamic offset voltages caused by capacitance 
mismatch are derived based upon “Lewis-Gray” dynamic comparator. The comparator is 
implemented in both 0.25µm and 40nm CMOS process as examples.  The analytical 
results from those expressions achieve good agreements with more accurate Monte Carlo 
transient simulations. The analytical model also gives a good prediction to the offset in 
the second topology dynamic comparator. Those explicit formulas of offset voltages 
allow designers to find out the most dominant contributors to offset and to use those 
formulas as guidance to design and optimize dynamic comparators. 
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CHAPTER 3  
DETAILED ANALYSES IN PREDICTION OF CAPACITIVE-
MISMATCH-INDUCED OFFSET IN DYNAMIC COMPARATORS 
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ABSTRACT 
Due to the positive feedback and the time-varying clock signal, the operating 
point of each transistor in dynamic comparators is time varying and cannot be analyzed 
using traditional Op-Amp-based small signal analysis. Until recently, a balanced method 
is proposed to effectively obtain the analytical models for random offset caused by 
variations in process parameters. Meanwhile, it has been shown that mismatches from 
parasitic capacitors are also significant contributors to overall offset. However, the 
energy storage and nonlinear feature of parasitic capacitor make it even more challenging 
to analytically predict the capacitive mismatch induced offset. In this work, the previous 
proposed balance method is generalized and applied to tackle the problem of evaluating 
capacitive mismatch induced offset. The analytical models are derived to explicitly show 
offsets caused by capacitor mismatch at different internal nodes. Insights are obtained on 
identifying the vulnerable nodes to capacitor mismatch and on how to reduce the offset. 
The numerical example validates the effectiveness of the analytical models. 
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I. INTRODUCTION 
Comparators are used in a wide variety of circuit applications, such as analog-to-
digital converter, data transmission, switching power regulator, memories, dynamic logic, 
sensing amplifier, etc. There are mainly three types of comparators: Op-Amp based 
comparators, pre-amplifier followed by dynamic latch comparators and pure dynamic 
comparators [1]. Among the three types, dynamic comparators have the merits of fast 
speed, zero static power consumption, small area, and therefore serve as fundamental 
building blocks in high performance analog-to-digital converters (ADCs). Since they are 
decision-making circuits that compare two analog signals and deliver a logical value at the 
output, the accuracy, which is often limited by its input referred offset voltage, is essential 
for the resolution of high performance ADCs.  
Neglecting error sources from external circuits, such as timing error of clock signal 
and variation of reference voltages, the offset voltage in a dynamic comparator is mainly 
caused by two types of mismatch: (1) static mismatch from variations in process 
parameters, which are normally dominated by mismatch in µCox and threshold voltage Vth; 
(2) dynamic mismatch from internal parasitic capacitors’ mismatch. In previous work [2], 
a “balanced method” has been introduced to analytically predict the static offset from 
variations in process parameters. Most literatures are focusing on reducing the static 
offset. The methods are proposed, such as increasing W and L of transistors, and drawing 
the matching critical pairs as symmetrical as possible [3] [4].  
By contrast, dynamic offset caused by mismatch of internal parasitic capacitors is 
less understood and more challenging to analytically predict. However, offset contributed 
from internal capacitor mismatch is not trivial. In [5]-[7], the authors pointed out 1fF or 
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2fF can lead up to several tens of mili-volts offset.  In [5], the authors use a simple two-
inverter latch as an example to analyze load capacitor mismatch. For other well known 
dynamic comparator topologies in [4] [8], the same analyses will be too tedious to apply. 
Also, the model is only for capacitive mismatch at the output node. However, we observed 
that, besides the output node, some other internal nodes also contribute significant amount 
of offset. In previous work [9], some preliminary results from simulations are given to 
show the considerable offset from capacitive mismatch. Design intuitions to reduce offset 
are obtained from simulations.  One model is developed for mismatches at output nodes.  
In this work, we developed an efficient way to establish the analytical models for 
capacitive mismatch at different nodes and obtained the insights on how to reduce the 
capacitive-mismatch-induced offset using the analytical model.  
In section II, the proposed “balanced method” for static offset analyses is briefly 
reviewed. A simple example is given to explain how to apply the same approach to 
address capacitive mismatch induced offset. In section III, a detailed procedure is given on 
how to analytically evaluate capacitive mismatch offset in a “Lewis-Gray” structure. In 
section IV, a numerical example is given to validate the effectiveness of the proposed 
models. Section V concludes the paper. 
II. BALANCED METHOD 
Due to internal positive feedback and time-varying clock signal, the operation 
region of each transistor is time-dependent during each clock period, and how it changes 
depends on input signal level. Therefore, it is a time-varying non-linear system. In this 
system, predicting offset becomes very challenging. In [2], we proposed the balance 
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method to evaluate offset voltage from mismatch in Vth and µCox. The method can also 
be applied to predict capacitive-mismatch-induced offset.  
We would like to introduce the term of balanced mode and the conditions to 
realize this mode, because they are the core concepts of the proposed balanced method 
and significantly simplify the analyses of static offset and also capacitive-mismatch-
induced offset. 
A. Condtions for balanced mode 
A typical dynamic comparator [8] as shown in Fig.3.1 can be divided into two 
halves: left half and right half. Each component in the left half has its counterpart in the 
right half to form a pair, for instance, M5 and M6 form a pair.  Under the balanced mode, 
the two devices within one pair are supposed to be identical in all characteristics 
including: device type, physics size, process parameters, external bias, operation point, 
parasitic capacitors, etc. No device mismatch or process variation is presented. Even 
though dynamic comparators have periodical clock signals and have time-varying 
operation points, under the balanced mode, the counterparts in each pair will follow the 
identical time trajectory of operation points as illustrated in Fig.3.1. For instance, time-
varying node voltage Vout+(t), Vs7(t), Vs5(t) are the same as Vout-(t), Vs8(t), Vs6(t) 
respectively through the whole clock cycle, where the subscript s means the source of the 
transistor. Along the time trajectory, we can do linearization and small signal analysis. 
When the mismatch or small disturbance occurs, ∆Vin equal to the input offset voltage is 
applied to the input terminal to cancel the imbalance effect and to keep the circuit still at 
or very close to the balanced mode when no mismatch or variation is presented. 
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Figure 3.1 A dynamic comparator in balanced mode 
 
B.  Capacitive mismatch induced  offset prediction using balance mode concept 
Capacitive mismatch induced offsets are due to internal parasitic capacitance and 
are only shown during transient process. A four-terminal MOS device includes twelve 
different parasitic capacitors [10]. The differential equations with respect to time will get 
involved to analyze the type of offset because parasitic capacitor is a non-linear and 
energy storage component. All the above factors make the offset analyses very 
challenging. The concept of balanced mode can be applied to facilitate the analyses. As 
the example in Fig.3.2, ∆C demonstrates the overall equivalent mismatch capacitor at the 
summing drain nodes of M3 and M4. Two KCL equations can be expressed as: 
1 2 _ 1 _ 1 _ 2 _ 2L cap db cap dg cap db cap dgI I I I I I I I= + + ∆ + + + +    (3.1) 
4
3 4 _ 3 _ 3 _ 4 _ 4
D
R cap db cap dg cap db cap dg
dV
I I I I I I I C
dt
= + + + + + + ∆ ⋅  (3.2) 
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where I1, I2, I3, I4  are channel currents through M1-M4, respectively. Icap_dbi, Icap_dgi, 
Icap_dbi, Icap_dgi (i=1, 2, 3, 4) are capacitor charging currents through the parasitic capacitor 
between two terminals of the transistor M1-M4. They can be calculated through the 
following way: 
_
( )
1,2,3,4d bcap dbi dbi
d V V
I C i
dt
−
= ⋅ =     (3.3) 
where d and b mean drain and substrate terminal of a transistor Mi, respectively. Icap_dgi, 
Icap_dbi, Icap_dgi (i=1, 2, 3, 4) can be found using a similar way. 
Under the balanced mode, it is satisfied that:  
L RI I= , 1 3I I= , 2 4I I=      (3.4)                              
_ 1 _ 3cap db cap dbI I= , _ 1 _ 3cap db cap dbI I= , _ 2 _ 4cap db cap dbI I= , _ 2 _ 4cap dg cap dgI I=   (3.5) 
Subtract (3.2) from (3.1) and apply the conditions (3.4)-(3.5): 
4 4
3 4 1 2( ) ( )
D DdV dVI C I I I I C
dt dt
∆ = ∆ ⋅ + + − + ≈ ∆ ⋅     (3.6) 
Since 2 2 2m in ds ds m osI G V g V G V∆ = ⋅∆ + ⋅∆ ≈ ⋅                             (3.7) 
The finite output impedance in (3.7) is neglected to simplify the derivation.  From (3.6) 
and (3.7), the offset voltage can be solved as: 
2 41/os m DV G C dV dt= ⋅∆ ⋅                                                    (3.8) 
where Gm2 is the transconductance of M2. Note that Gm2 and dVD4/dt have a certain time 
trajectory within the clock cycle. Here we use Gm2 and dVD4/dt values under the balanced 
mode at the moment when Vlatch is just rising up to VDD. That moment is also supposed to 
be the time when differential output nodes are released from the reset value VDD and 
begin to drop. Once the time point is determined, Gm2, which is comprised of process 
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parameters, aspect ratios and bias point, can be calculated using the approach in [2]. The 
dVD4/dt  value can be obtained by measuring the slope of VD4 during the short time period 
right after Vlatch rises up to VDD.  
 
Figure 3.2 Mismatch between internal capacitors 
 
 
Figure 3.3“Lewis-Gray” structure with an internal parasitic capacitor 
 
 
III. CAPACITIVE MISMATCH INDUCED OFFSET IN A “LEWIS-GRAY” 
STRUCTURE 
The method in section II can be applied to analyze capacitive mismatch in each 
internal node in a more complex structure. As “Lewis-Gray” structure shown in Fig.3.3 
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[8], there has mainly four pairs of internal nodes: A, B, C and D. First, consider the 
capacitive mismatch occurs at differential output nodes Vout+ and Vout- ∆C in Fig.3.4 is the 
equivalent total mismatch capacitor at the pair of nodes C. Assume that there is no other 
mismatch component. Apply KCL at the source of M5 and M6, respectively. 
55 5
1 2 1 1 2
( ) ( )s refs s in
db gd gd
d V VdV d V V
I I I C C C
dt dt dt
− +
− −
∆ + + + ⋅ + ⋅ + ⋅
 
5 5
5 5 5
(0 ) ( )s out s
bs gs
d V d V V
I C C
dt dt
+− −= + ⋅ + ⋅                                (3.9) 
66 6
3 4 3 3 4
( )( ) s refs s in
db gd gd
d V VdV d V V
I I C C C
dt dt dt
+−
−−
+ + ⋅ + ⋅ + ⋅
6 6
6 6 6
(0 ) ( )s out s
bs gs
d V d V V
I C C
dt dt
−− −= + ⋅ + ⋅                         (3.10) 
Under the balanced mode, it is satisfied that: 
1 3I I= , 2 4I I= , 5 6I I=     (3.11) 
1 3db dbC C= , 1 3gd gdC C= , 2 4gd gdC C= , 5 6bs bsC C= , 5 6gs gsC C=   (3.12)                                                               
ref inV V− −= , in refV V+ += , out outV V+ −=    (3.13) 
The condition that  out outV V+ −=  is imposed because when the mismatch component and 
compensation voltage ∆Vin at the input are both present, the circuit is supposed to realize 
0out outV V+ −− = . Subtract (3.10) from (3.9) using the conditions in (3.11)-(3.13): 
5 6
1 1 2 5 5
( )
( ) s sdb gd gd bs gs
d V V
I C C C C C
dt
−
∆ ≈ − + + + + ⋅   (3.14) 
Then apply KCL at node Vout+ and Vout- respectively. 
48 
 
 
5
5 8 8 8
( ) ( )out out s out out latch
gs db dg
dV d V V dV d V V
C C I C C
dt dt dt dt
+ + + +− −∆ ⋅ + ⋅ + + ⋅ + ⋅
10 11 11 12
( ) ( ) ( ) ( )DD out DD out out out latch out
sg db gd gd
d V V d V V d V V d V V
C C C C
dt dt dt dt
+ + − + +− − − −= + + + (3.15)                                                  
6
6 7 7 7
( ) ( )out s out out latch
gs db dg
d V V dV d V V
C I C C
dt dt dt
− − −− −⋅ + + ⋅ + ⋅
11 10 10 9
( ) ( ) ( ) ( )DD out DD out out out latch out
sg db gd gd
d V V d V V d V V d V V
C C C C
dt dt dt dt
− − + − −− − − −= + + +                             
           (3.16) 
5 6gs gsC C= , 8 7db dbC C= , 8 7dg dgC C= , 10 11sg sgC C= , 
11 10db dbC C= 11 10gd gdC C= , 12 9gd gdC C= , 8 7I I= , out outV V+ −=   (3.17) 
Subtract (3.16) from (3.15) using the condition (3.17): 
     
5 6
5
( )out s s
gs
dV d V V
C C
dt dt
+ −∆ ⋅ = ⋅    (3.18) 
Combine (3.14) and (3.18): 
1 1 2 5 5
5
( )db gd gd bs gs out
gs
C C C C C dV
I C
C dt
+
− + + + +
∆ ≈ ⋅∆ ⋅   (3.19) 
Therefore, the dynamic offset caused by capacitor mismatch ∆C at output node is: 
1 1 2 5 5
_
5 2
| | db gd gd bs gs outos C
gs m
C C C C C dV
V C
C G dt
+
+ + + +
≈ ⋅∆ ⋅
⋅  (3.20) 
From (3.20), it can be concluded that: first, the analytical model identifies the parasitic 
capacitors contributing the offset voltage; second, offset is linear proportional to the 
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mismatch capacitor value ∆C; third, from the term dVout+/dt, it is known that the faster 
Vout+ changes since Vlatch signal is rising up to VDD, the larger offset will be induced.  
Figure 3.4 illustrates the most time-efficient way to find dVout+/dt. Under the 
condition that the circuit is at the balanced mode, Vout+ or Vout- node time trajectory are 
identical and plotted in Fig.3.4. The estimated dVout+/dt is the slope value measured at the 
moment when Vlatch signal is just rising up to VDD.  The method only requires one-time 
short transient analysis (less than one clock cycle) for the circuit at the balanced mode 
without any mismatch.            
Similarly, offset caused by mismatch capacitor ∆C at other pairs of nodes A, B and 
D can be derived as follows: 
5
_
2
| | sos A
m
dVC
V
G dt
∆
≈ ⋅  ,  7_
2
| | sos B
m
dVC
V
G dt
∆
≈ ⋅ ,   _| | 0os DV ≈  (3.21) 
IV. A NUMERICAL EXAMPLE AND SIMULATION RESUTLS 
A “Lewis-Gray” structure is implemented in Spectre to validate the effectiveness 
of the proposed analytical model.  A 10fF capacitor is used as the mismatch capacitor and 
added at nodes A, B, C and D respectively. The predicted offsets for each pair of nodes can 
be calculated using (3.21). Figure 3.5 gives a comparison between predicted values and 
results from time-consuming transient simulation using a BSIM3v3 model. From Fig. 3.5, 
they are showing reasonable agreement. The deviation is mainly due to the 
approximations made, such as the neglect of channel length modulation. The output nodes 
are the most vulnerable nodes to capacitive mismatch. According to the analytical model 
(3.20), if the speed requirement can be easily meet, some precisely-matched capacitor can 
be added simultaneously at Vout+ and Vout- node to reduce dVout+/dt and therefore reduce 
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offset. Meanwhile, it is still critical to do well-balanced layout including matching of 
metal routings, via locations and placement of neighboring components so that conditions 
like (3.17) can be met as close as possible. Nodes D are insensitive to capacitive 
mismatch. Figure 3.6 verifies the observed linear relationship between mismatch capacitor 
∆C and offset predicted by (3.20). 
Table 3.1 Key values for the dynamic comparator in 0.6µm 
Process 0.6µm CMOS 
Power supply VDD=3V, VSS=0V 
Transistor sizing 
(W/L)1,2,3,4=16u/1.2u 
(W/L)5,6,7,8=16u/1.2u 
(W/L)10,11=16u/1.2u 
Vref Vref+=1.6V, Vref-=1.2V 
Clock signal Vlatch 
High=3V;Low=0V 
Rise and fall time = 0.3ns 
Pulse width=20ns; Freq=10MHz 
Switch (PMOS) (W/L)9,12=16u/1.2u 
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Figure 3.4 Illustration of a method to find the dVout+/dt value 
 
 
 
 
Figure 3.5 Comparison between simulated and predicted offsets 
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Figure 3.6 VOS vs. capacitor mismatch ∆C at the output nodes 
 
 
V. CONCLUSIONS 
In this work, we apply a “balanced mode” concept to analyze the capacitive 
mismatch at different nodes in a dynamic comparator. With the aid of the balanced mode 
concept, the time-varying non-linear problem can be simplified and easily analyzed. The 
analytical models are derived to demonstrate offsets caused by capacitor mismatch in each 
pair of nodes. The models correctly identify the nodes that are most vulnerable to 
capacitive mismatch and offer analytical formulae that provide guides on how to reduce 
the offset. 
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CHAPTER 4  
A DETAIL ANALYSIS OF NONIDEAL EFFECTS ON HIGH 
PRECISION BANDGAP VOLTAGE REFERENCES 
A paper published by 51st Midwest Symposium on Circuits and Systems 
pp. 382-385, Aug.2008 
Jun He, Randall Geiger, Degang Chen 
ABSTRACT 
Until recently a closed-form expression for the output voltage of the most basic 
bandgap references was not available, making it difficult to analytically and 
systematically determine the effects of the temperature dependence of non-ideal 
components on the magnitude of the output voltage, on the inflection point location, and 
on the curvature of these bandgap circuits.  In this chapter, several non-ideal components 
that can adversely affect the performance of bandgap references are identified.  A 
systematical approach is proposed to analytically determine the effects of the temperature 
dependence of non-ideal components. Analytical expressions for the effects of two of the 
most common non-ideal components, the temperature-dependent gain-determining 
resistors and the amplifier offset voltage on the temperature characteristics of basic 
bandgap circuits are developed.    The effectiveness of the analytical expression is proved 
by comparing with simulation results using Spectre. 
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I. INTRODUCTION 
High precision bandgap voltage references have been required in a wide range of 
emerging systems, such as high performance data converters, PLLs and monolithic 
sensors. Despite the performance of reported bandgap voltage references are improving 
[1,2], little attention has been addressed on theoretical characterization of nonideal effects 
on bandgap voltage. Not until recently, has an explicit model of the reference involving 
only process and model parameters been developed to give some insight into how a 
bandgap operates [3]. However, the explicit model neglects the non-ideal error sources 
that degrade temperature stability in high precision reference application. A detailed 
knowledge of error sources’ influences on bandgap behavior, such as on the inflection 
point, the curvature of the bandgap curve and the value of the reference output, is 
fundamental in affording the designers a better understanding of main limitations and to 
improve the approach to design high precision references. 
In this chapter, we apply Kujik’s bandgap voltage reference topology [4] because 
it represents the basis for other new types of structures. The non-ideal error sources are 
illustrated in Fig.4.1 including temperature-dependent offset voltage Vos(T), temperature 
dependence of resistors R0(T)~R2(T), matching between R0(T)~R2(T), matching between 
diodes D1 and D2, finite gain of op amp A(s), parasitic resistors in pn junctions Rd1(T), 
Rd2(T). Besides, VGO temperature dependence [5], error from package stress [6] will also 
introduce more errors.  This work will focus on the effects of temperature dependence of 
gain-determining resistors R0(T)~R2(T) and offset voltage of op amp Vos(T). Almost all 
the authors simply gloss over the fact of the temperature dependence of R0~R2, because in 
the ideal situation R0~R2 always appear in a form of resistor ratio, and temperature 
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coefficients (TCs) of R0~R2 can be canceled out and will not affect the thermal stability of 
reference output voltage.  However, the explicit closed form model in [3] indicates that a 
single resistor value not just resistor ratios will also appear in the expression of Vref(T). 
Offset voltage Vos(T) is the biggest error source that causes the non-reproducibility in the 
output voltage temperature coefficient [1].  
In section II, a systematic approach to derive an explicit model will be introduced. 
The effects of temperature-dependent gain-determining resistors and offset voltage of op 
amps are both included into the explicit model. Their influences on the inflection point, 
the curvature of the bandgap curve and the value of the bandgap output are discussed 
separately. In section III, Spectre simulation results are compared with theoretical analysis 
from the model and show a good consistency of the analysis.  Section IV concludes the 
work.  
 
Figure 4.1 A bandgap circuit with two error sources 
 
II. DETAILED CHARACTERIZATIONS OF BANDGAP REFERENCES WITH 
NON-IDEALITIES 
In the circuit in Fig.4.2, assume that R0~R2 have a certain temperature coefficient 
TCR, so they are modeled by 
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2,1,00))(1()( =−⋅+⋅= iiNi TTTCRRTR   (4.1)                         
where RiN is the nominal value of R0~R2 at temperature T0 . Also assume that input 
referred offset voltage Vos has the first order temperature coefficient TCVos and can be 
modeled as 
)()()( 00 TTTCVTVTV ososos −+=    (4.2) 
Five equations can be determined to completely characterize the circuit in Fig.4.2.  
111 )( DDref VTRIV +=     (4.3)                                          
)()(0221 TVTRIVV osDDD −+=    (4.4) 
)(/)]([ 212 TRTVVVI osDrefD −−=    (4.5) 
                             1 1 1ln( ) [ln( ) ln ]D t D GO t sxV V I V V J A m T= + − +   (4.6)  
     2 2 2ln( ) [ln( ) ln ]D t D GO t sxV V I V V J A m T= + − +   (4.7) 
where Jsx are process parameters and independent of temperature. m is also process 
parameter equal to 2.3. VGO is bandgap voltage 1.205V. A1 and A2 are the area factors for 
diodes D1 and D2 respectively. Vt=kT/q, k is Boltzman’s constant, T is temperature in K, 
and q is the charge of an electron.  
The set of equations (4.3)-(4.7) in the unknowns {ID1, ID2, VD1, VD2, Vref} 
completely characterize the circuit in Fig.4.2. After eliminating VD1, VD2, and ID2, we 
reduce (4.3)-(4.7) to a set of 2 equations in the unknowns {ID1, Vref}.  
1 1 1 1( ) ln( ) [ln( ) ln ]ref D t D GO t sxV I R T V I V V J A m T= + + − +   (4.8) 
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These two equations are highly non-linear and highly coupled. We will first 
linearize (4.9) from which ID1 can be obtained.  The first logarithmic term in (4.9) can re-
arranged as 
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From (4.10), note that ID1R1(T) is the voltage drop over R1, and also the voltage 
difference between bandgap reference output voltage Vref and diode voltage VD1. 
Normally, Vref is around 1.2V and VD1 is around 0.6V, so 
)()( 111 TVVVTRI osDrefD >>−=    (4.11) 
 
 
 
Applying the condition in (4.11), (4.10) can be expressed as 
ID1
+
R1(T) R2(T)
..….
R0(T)
D1 D2
Vref(T)
VD2VD1
ID2
Vos (T)
Vdd Vss
Figure 4.2 A bandgap circuit with temperature-dependent R0~R2 and Vos(T) 
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With the approximations, we have linearized (4.10) as 
2 2 2 2 2
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Eliminating ID1, finally gives a general close form explicit expression for Vref  as 
)()ln( TVdTcTbTaV osref +++=    (4.14) 
where   0GVa =                     (4.15) 
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Non-ideal effects from Temperature dependent offset voltage Vos (T) and gain-
determining resistor R0(T)~R2(T) are inherently involved in (4.14). Inflection point, the 
curvature of the bandgap curve and the value of the bandgap output are readily to be 
analyzed. 
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Temperature dependence of R0~R2 
First, investigate non-ideal effect from temperature dependent gain-determining 
resistor R0(T)~R2(T) by assuming that Vos(T)=0. Equation (4.14) can be simplified as 
 )ln(TcTbTaVref ++=     (4.19) 
Note that resistors are not always shown in a form of a resistor ratio. In (4.16), R0(T) 
appear as a single resistor value dependent on temperature variation, which intuitively 
explains why temperature dependence of R0(T)~R2(T) is necessary to be considered. 
According to (4.1), b in (4.16) can be re-written as 
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Based on (4.19), (4.15), (4.17) and (4.20), inflection point analysis can be done by 
differentiating Vref with respect to T and setting the derivative equal to 0 gives 
0)ln(11 =++∂
∂
+=
∂
∂
cTc
T
b
Tb
T
Vref
    (4.21) 
From (4.20), differentiate b1 with respect to T gives 
   TCRq
k
TR
TCRR
q
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b
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1
0
0
1    (4.22) 
Substitute (4.22) into (4.21) to solve for T, and T is the new inflection point TinfN1 when 
TC of R0~R2 is considered. Equation (4.21) is re-arranged as 
0)ln( 1inf1inf1 =++⋅⋅− cTcTCRq
k
Tb NN    (4.23) 
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It has been derived in [3] that if no error sources are considered, the desired inflection 
point TinfI satisfies the following equation 
0ln inf =++ IIII Tccb     (4.24) 
where ccbb II =≈ ,1 . 
Take the difference between (4.23) and (4.24) and rearrange the expression. It gives 
      )
1
exp( 1inf1infinf −
⋅⋅=
m
TCR
TTT NNI    (4.25)  
From (4.25), it can be concluded that the new inflection point TinfN1 is readily to be solved 
when TCR is known.  
By doing the second derivative of the reference voltage evaluated at the inflection 
point, it can be determined that how rapidly the reference curve opens up away from the 
inflection point. It is also called the curvature of the reference curve. According to (4.21) 
and (4.22), it follows that 
2
2 21 1
inf 12
inf 1 inf 1
| ( ) ( ) ( )ref T T N
N N
V b b c k k c
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T T T T q q T=
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 (4.26) 
Offset voltage of op amp and its temperature dependence 
When the effect from offset voltage Vos(T) is considered, assume all the other non-
ideal effects are not existing. b and d in the general expression can be rewritten as 
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It can be seen that b2 and d2 are independent of temperature. Then apply the same method 
to (4.14) as in part A to analyze the inflection point. It follows that  
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This expression can be solved for T to determine the inflection point TinfN2 to be 
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The curvature around the inflection point is calculated as 
                                                
2inf
2inf2
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=     (4.31) 
Comparison with bandgap reference characteristics  with no error sources 
As it is seen from the above obtained inflection points, curvature and Vref 
magnitude information, it is worthy making a comparison between ideal characteristics 
and the ones with error sources Vos (T) and temperature-dependent R0~R2. The results are 
listed in Table 4.1. 
64 
 
 
Table 4.1 Comparison between different conditions 
 
III. NUMERICAL EXAMPLES AND SPECTRE SIMULATION 
Kujik’s circuit in Fig.4.2 is implemented in AMI0.6µ process in Cadence to verify 
the effectiveness of derivation in previous section. The key values are as follows: Vdd=5V, 
Vss=0V, R2N=R1N=5.95KΩ, R0N=786Ω, A2:A1=8:1, A(s=0) =100dB, Vos(T0=27oC)=1mV. 
The effect of temperature dependent resistor R0(T)~R2(T) on the inflection point Tinf, the 
curvature near Tinf and the value of the bandgap output Vref at Tinf is simulated, and then 
compared with the calculated values that can be found from explicit expression in (4.19), 
(4.25) and (4.26). It is worth mentioning that in the simulation, Tinf and Vref at Tinf can be 
easily determined by measuring Vref peak location in the plot of Vref vs. temperature 
transfer curve. To get the curvature near Tinf, quadratic curve fitting can be first applied to 
fit the transfer curve near Tinf by a parabola, and the curvature is the second order 
coefficient. From Fig.4.3-4.5, the calculated values from the explicit model are in close 
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agreement with the simulated values. The differences are mainly due to the approximation 
made during the derivation, the model parameters and the IC-VD diode characteristics.  
 
Figure 4.3 Inflection point vs. temperature coefficient of R0~R2 (TCR) 
 
 
Figure 4.4 Inflection curvature near Tinf vs. TCR 
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Figure 4.5 Vref value near Tinf vs. TCR 
 
IV. CONCLUSIONS 
A systematical approach is proposed in this work to analytically determine the 
effects of the temperature dependence of non-ideal components on the inflection point 
location, on the curvature of bandgap curve and on the magnitude of the output voltage. 
The effects of two of the most common non-ideal components, the temperature-dependent 
gain-determining resistors and the amplifier offset voltage Vos (T), on the temperature 
characteristics of basic bandgap circuits are analyzed. The effectiveness of the derived 
model is shown by comparing with simulation results using BSIM3v3 model in Spectre. 
This new approach can allow the circuit designers to have a better understanding of main 
limitations of the adopted voltage references and to improve the approach to design high 
precision reference circuits. 
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Appendix to Chapter 4: Laboratory Measurement Results and 
Discussions on Positive Curvature Bandgap Voltage Reference 
I. INTRODUCTION 
The bandgap voltage of silicon is a physical property that is essentially 
independent of temperature.  Good bandgap circuits present, at an output, a voltage that is 
dominantly dependent on the bandgap voltage, and thus one that is very insensitive to 
temperature variations, process parameters, and power supply variations.  
Bandgap references have been widely used since the mid 1970’s.  The first 
bandgap reference was introduced by Hilbiber in 1964 [1]. A lot of pioneering work on 
bandgap references is attributable to Widlar [2]-[3], who published some of the first 
papers on the subject in 1969 and 1971 while working at National Semiconductor. 
Another early paper on the topic is that of Brokow [4] in 1974, who was working at 
Analog Devices at the time. The basic bandgap references derived their name from the 
observation that the output voltage of such references is dependent upon the bandgap 
voltage of silicon. Most basic bandgap references reported have a voltage-temperature 
relationship that has a single inflection point, although some of voltage references may 
have two or more inflection points or may use other forms of curvature compensation. 
Those structures that have two or more inflection points are invariably more complicated 
but presumably the temperature effects on the output voltage will be less significant. 
From the previous comments, it is seen that thermal stability is one of the most important 
characteristics of a voltage reference. The temperature coefficient (TC) is often used to 
characterize the thermal stability of a reference and is defined by: 
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where Vmin, and Vmax are the minimum and maximum voltage levels over the temperature 
range from Tmin to Tmax, respectively and Vnom is the nominal voltage value at which the 
circuit is intended to be operated. 
Due to the widespread use of voltage references as the reference for data 
converters, it is often convenient to express the TC in terms of the resolution needed for 
data converters. If the data converter has a resolution of n bits and a total error of 1 LSB 
over temperature in the reference can be tolerated, it follows from (4.32) that the TC can 
be expressed in terms of the resolution of the data converter, it can support by using the 
equation: 
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    (4.33) 
Table 4.2 provides the mapping between data converter resolution and the required 
voltage reference TC.  
Table 4.2 TC requirements for data converters 
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Since the work of Widlar in the seventies, considerable effort has been made on 
improving the performance of basic bandgap circuits to meet the ever-increasing 
temperature stability requirements or specific needs from high precision applications. 
One of the most recent works is that of Rincon-Mora and Allen [5]. They used a higher-
order curvature compensation network and required resistor trimming throughout the 
temperature range of the circuit. With external trimming by hand, they reported a TC of 
±10ppm/°C over a 105°C temperature range for a 0.6 V reference in a basic CMOS 
process. A comparison with Table 4.2 shows this is at approximately the 9-bit level. Buck 
et al. [6] used a more standard single inflection point bandgap structure in a standard 
CMOS process but instead of trimming with resistors, they hand-trimmed current sources 
(presumably at multiple temperatures, although the trimming procedure was not 
discussed) by digitally switching in and out small transistors. Their nominal reference 
voltage was a standard 1.2 V. They reported a best case TC over 25 samples of ±64 
ppm/°C over a limited 70°C operating range. Amena [7] from Phillips in Eindhoven 
focused on low voltage operation in a standard CMOS process. He used a standard single 
inflection point bandgap reference. He reported on a 0.65 V trimmed structure with a TC 
of ±29 ppm/ºC operating over a 120ºC temperature range but did not discuss any details 
about trimming. In the same paper, he reported a high-precision, non-trimmed 1.2V 
structure with a TC of ±6.7ppm/°C over the same 120°C operating range. A comparison 
of these results with Table 4.2 shows that this performance is at approximately the 9.5 bit 
level. This performance is more in line with some commercial products but it is worth 
noting that Amena has 10 years of experience in an industrial design environment at 
Phillips. Banba et al. from Toshiba in Japan [8] discussed their results with very sketchy 
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details about the circuit and the experimental results. They indicated that test equipment 
measurement accuracy was limited to 1mV, and with their 500mV reference voltage over 
a 100ºC operating range, they would have a measurement uncertainty of ±20 ppm/ºC. 
Their circuit does include matching critical resistors but the issue of trimming was not 
discussed. Based upon their pin count, it is presumed that their circuit was not trimmed. 
From data reported in the paper, an inferred TC of ±60 ppm/ºC over a 98°C operating 
range appears to have been obtained but with their reported uncertainty in measurements, 
the actual performance is difficult to ascertain.  
In this appendix, a model for the temperature characteristics of a base-emitter 
formed pn junction will be introduced, since it forms the basis of a bandgap voltage 
reference. Using this model for the pn junction, it will be shown that the basic bandgap 
voltage reference structures have a negative curvature near the inflection point. This 
observation has been seen from simulations and is often reported with measurement 
results that have appeared in the literatures. However, our measurement results for an 
implementation of Kujik’s bandgap reference circuit show a measured curvature with an 
opposite sign from that reported for the single inflection point bandgap references [2]–
[4], [6]–[8], [10]. The measured temperature coefficient is at the 7~15 ppm/oC level from 
three chip samples with the integrated diodes coming from a standard 0.6µm process.  
II. CURVATURE OF BANDGAP VOLTAGE REFERENCE WITH SINGLE 
INFLECTION POINT 
The relationship between diode current and voltage drop for a pn junction is given 
by the well-known exponential relationship: 
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where Is is saturation current and n is a slope factor that is approximately equal to 1 [12]. 
VT  is the thermal voltage equal to k·T/q, where k is Boltzmann’s constant and q is the 
charge of an electron. The saturation current is also a temperature dependent quantity, 
which can be expressed as: 
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I J A T
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= ⋅ ⋅ ⋅ − ⋅
⋅
  (4.35) 
where A is the diode area factor, Jsx is a process parameter, and m is process parameter 
approximately equal to 2.3. 
The pn junction forms the basic building block of voltage references. The voltage 
drop over one diode, like VD1 in Fig.5.1, has a negative temperature coefficient. If the 
relative currents are appropriately selected, the difference between two diodes voltages 
VD1-VD2, has a positive temperature coefficient. Bandgap references are designed so that 
the output voltage Vref is the weighted addition of these two signals, where the weight is 
chosen such that the sum has a zero temperature coefficient at the desired temperature.  
Neglecting error sources, such as the operational amplifier offset voltage, the 
temperature coefficient of the resistors, the parasitic resistance in the interconnect, and 
well base spreading resistance, the output voltage for the circuit in Fig.4.6 [10] can be 
described by the following expressions using the systematic approach discussed in 
Chapter 4: 
ln( )refV a bT cT T= + +     (4.36) 
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Figure 4.6 Circuit diagram for laboratory measurement 
where   0GVa =                     (4.37) 
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= +      (4.38)                                                  
)1( m
q
k
c −=           (4.39) 
where A1 and A2 are the area factors for diodes D1 and D2, respectively. 
The second derivative of the reference voltage evaluated at the inflection point is 
a measure of how rapidly the reference curve opens up away from the inflection point. It 
is also called the curvature of the reference curve. Upon taking the second derivative, it 
follows that the curvature for the basic bandgap reference can be expressed as: 
2
inf2
inf inf
1
| (1 )ref T T
V c k
m
T T q T=
∂
= = −
∂    (4.41) 
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Since m is a parameter larger than 1, the curvature of this voltage reference is expected to 
have a negative sign. This characteristic has been observed for years in the literatures. 
The typical bandgap voltage output should have a transfer curve as illustrated in Fig. 4.7. 
 
Figure 4.7 Typical bandgap voltage reference transfer curve 
 
III. LABORATORY MEASUREMENT RESULTS AND DISCUSSIONS 
The circuit in Fig.4.6 was built using on-chip diodes, an external ua741 general 
purpose operational amplifier [14], external thin film resistors, a solderless breadboard 
and jumper wires. The on-chip diodes were implemented in 0.6µm process, and the 
layout is shown in Fig.4.8. The two diodes D1 and D2 have an area ratio of 1:8. The green 
layer is nwell forming the cathode of the diode with the dimension 70.8µm x 83.4µm. 
The anode is formed by a array of 3.9µm x 3.9µm Metal 1 to P+ diffusion via. The 
electrical connection for the anode to pad is from Metal 1 to Metal 2 via and then to 
Metal 2, and the electrical connection for the cathode is from nwell to Metal 1. The 
detailed dimension information is shown in Fig.4.8, and in Fig.4.9 showing a magnified 
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layout for diode D1. The gain-determining resistors R1 and R2 are designed to be the 
same, but due to the process variation, R1 is 5.922 KΩ and R2 is 5.919 KΩ when 
implementing the circuit using the thin film resistors in the lab. R0 is 779 ohms. 
In the initial measurements, the whole circuit was placed in an environmental 
oven (chamber). A Tenny Jr. environmental chamber with manual temperature control 
was used for these measurements. The overall measurement time was rather long since it 
took considerable time (approximately 2 hours) for the temperature of the test circuits 
inside the chamber to reach the thermal equilibrium if a significant change in temperature 
was made. Since the chamber did not have computer control capabilities, personal 
intervention was required for every change in temperature. The measured output voltage 
transfer curve is shown in Fig.4.10. The temperature range is approximately -10oC to 
60oC with 10oC measurement steps. At each temperature point after thermal equilibrium 
was reached, a Labview controlled multi-meter took 100 sample points at 1s intervals,  
denoted as samples of Vref. The error bar plot in Fig.4.10 demonstrates the mean value 
and the 3σ value of the 100 samples at each temperature point. The measured transfer 
curve of Vref shows a different characteristic in curvature from that of the usual bandgap 
voltage references in Fig.4.7. The temperature coefficient is 7.3ppm/oC over a 65oC 
temperature range. A comparison with Table 4.2 shows that the performance is at 
approximately the 10-bit level.   
From a theoretical analysis, neglecting offset voltage effects, temperature 
dependence of the resistors, and assuming the gain of the op-amp and the β of the 
transistors is very large, it can be shown that the TC will be negative and is around -2.5 
ppm/oC. However, reported measurements of TC of circuits such as this are typically 
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around 15.7 ppm/oC [3]. The measured TC of 7.3ppm/oC would be considered a very 
good performance.   
 
Figure 4.8 Layout of on-chip diodes 
 
 
Figure 4.9 Zoomed-in layout of on-chip diode D1 
 
Since the curvature is quite different from all other reported single inflection point 
bandgap voltage references [2]–[4], [6]–[8], [10], we have tried to identify the reason. 
First, the ua741 op-amp was replaced by an ultra low offset op amp, LTC1052 [13] to 
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eliminate the possible influence from offset voltage. The measured transfer function is 
shown in Fig. 4.11, and the positive curvature still exists.  
 
Figure 4.10 Measured bandgap voltage output transfer curve 
 
 
Figure 4.11 Measured output transfer curve using ultra low offset op amp 
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Figure 4.12 Positive curvature in the simulation when resistors have large second order TC 
 
 
Figure 4.13 Transfer function with replaced diode chip II 
 
79 
 
 
 
Figure 4.14 Transfer function with replaced diode chip III 
 
Simulations in Spectre show that when the gain-determining resistor has a 
second-order temperature coefficient at the -1e-4 K-1 level, the second derivative will be 
positive as shown in Fig.4.12. I measured the temperature characteristics of the thin film 
resistors. From these measurements, I found the second-order temperature coefficient at 
the 0.086e-6 K-1 level, which is three orders of magnitude smaller than needed for the 
positive curvature. 
To determine if there was something peculiar on the diode array, the chip 
containing the diodes (designated as chip I) was replaced with another two chips, 
designated as chip II and chip III. The measured results in Fig.4.13 and Fig. 4.14 for chip 
II and chip III, respectively, both have the positive curvature pattern. 
The temperature coefficient TC from each measurement is at the level of 7~15 
ppm/oC, which corresponds to the 9~10-bit level. This thermal stability performance is at 
a level similar to or better than that reported in [2]–[10].  
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The cause of the positive curvature has not been determined but if predictable, 
could be useful in improving the thermal stability of voltage references. The effect of the 
nwell base spreading resistor associated with this particular on-chip diode layout pattern 
is one of the possible causes of the positive curvature but the effects of the base spreading 
resistance have not been quantified. The nwell spreading resistor is more non-linear than 
thin film resistors are. Future work focusing on identifying the cause of the change in 
sign of curvature in the measured results not apparent from computer simulations would 
be interesting. If the positive curvature can be predictably determined, it may be possible 
to improve the overall performance by combining the positive and negative curvature 
properties. If a circuit that combines a positive and a negative curvature effect could be 
designed, it is very likely that the relative weighting could be selected so that the 
resulting reference will have a near zero curvature, thus providing a level of thermal 
stability not achievable with existing approaches.   
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CHAPTER 5  
A HIGHLY LINEAR VERY COMPACT UNTRIMMED ON-DIE 
TEMPERATURE SENSOR WITH SECOND AND THIRD-ORDER 
TEMPERATURE COMPENSATION 
ABSTRACT 
This paper proposes a family of CMOS structures as highly linear on-chip temperature 
sensors. As long as all transistors are in saturation, the output of the structure is a VDD 
independent voltage that linearly expresses the CMOS threshold voltage, and hence is 
approximately linear in temperature. A sizing strategy is introduced following a 
combined analytical and numerical optimization approach, which effectively removes 
both second and third-order nonlinearities. With this sizing strategy, in this chapter and 
the following Chapter 6, three circuits that extract threshold voltage have been designed 
using 0.18 µm technology. Simulation results verify that the sensors’ output voltages can 
be made very linear with temperature, with a simulated temperature INL (maximum 
temperature errors due to output voltage temperature nonlinearity) of around 0.05oC over 
the temperature range of -20oC ~100oC. Results from both corners and Monte Carlo 
simulations demonstrate that the sensor linearity is robust over process variations and 
local device mismatch. With a standard two-point calibration, the sensor’s maximum 
output error can be bounded by ± 0.15oC without any trimming. The sensor is very 
compact, with a total layout area of around 400 µm2 when implemented in the 0.18µm 
process. 
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I. INTRODUCTION 
As component density continues to increase in advanced CMOS technologies, 
power density per unit die area of Very Large Scale Integration (VLSI) chips is increasing 
in many useful systems. Reliable operation of an integrated circuit system necessitates the 
prevention of excessive chip heating. Building on-chip temperature sensors to monitor the 
temperature at critical locations on a die is becoming an inevitable requirement. The on-
chip measurement results also provide an opportunity to implement feedback from sensory 
data as a part of the power/thermal management algorithm. Due to the need for many 
sensors throughout the die, these on-chip sensors must be very compact. Since device 
reliability is highly sensitive and has a non-linear dependence on temperature, these 
temperature sensors must have measurement accuracy in the sub 1oC range or better. 
Furthermore, to avoid self-heating, these sensors must have low power consumption.  
The most widely researched temperature sensors are based upon the traditional 
proportional to absolute temperature (PTAT) principle and utilize the temperature-
dependent characteristics of the pn junction to generate a PTAT voltage. Although this 
technique is widely used for building stand-alone temperature sensors, pnp elements and 
Op Amps are normally required to build those PTAT temperature sensors, which leads to 
larger die sizes and increased power consumption [1]–[4]. Other authors have focused on 
using the temperature dependence of the threshold voltage Vth and mobility of CMOS 
transistors to generate a temperature-dependent signal. The resultant signals have often 
been either a pulse width or an oscillation frequency that carries the temperature 
information. The reported circuits combine the effects of the temperature dependence of 
both mobility and threshold voltage, and are not highly linear with respect to temperature 
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[5]–[8]. Reported temperature errors with these approach range from +/-0.6oC to several 
degrees Celsius. Recently, a temperature sensor that extracts CMOS threshold voltage has 
been reported to have inaccuracy at -1-0.8oC and extremely small area around 50µm2 [18]. 
However, the extraordinary small area only contains the part of the temperature sensor—
the four NMOS transistors, while PMOS current mirror was realized by using external 
parameter analyzer. 
In this work, a CMOS temperature sensor structure that is fully integrated, more 
compact and more linear with respect to temperature is introduced. In section II, a VDD 
independent temperature sensor circuit that can express the threshold voltage is discussed. 
In section III, a combined analytical/numerical approach is used to “optimize” the sizes of 
the transistors in the temperature sensor structure to obtain good linearity with respect to 
temperature. In this work, the word “optimize” refers to a procedure that provides 
significant improvements in linearity from one step to the next in a sequence of operations 
with provisions for terminating the sequence of operations after a modest number of steps. 
Although the goal may be similar, the term “optimize” and the related concept of 
“optimization” usually have more stringent interpretations in the mathematics community. 
The objective of our work is to design  a temperature sensor with very good temperature 
linearity, specifically, with linearity that is very good compared to that obtainable with the 
existing state of art designs [1] [3] [5]-[7] [14]-[18]. In the optimization presented in this 
work, the sequence of operations will be terminated either when the temperature linearity 
reaches the 0.05oC level or when successive steps in the process no longer provide a 
predetermined reduction in linearity relative to the initial nonlinear error. From a 
mathematical point of view, the optimization obtained by this process may still not 
86 
 
 
provide an optimum solution or even a local minimum solution. However, from the circuit 
design point of view, the resultant temperature linearity of our design is very good when 
compared with other published results. Design insight on how to achieve trade-offs 
between linearity, area, and power consumption are also provided. A circuit design 
example is given in Section IV using the optimized sizing strategy introduced in Section 
III.  The results are summarized in Section V. 
II. THRESHOLD EXTRACTION CIRCUIT DESIGN 
It is well known that the threshold voltage of a MOS transistor is highly linear 
with temperature.  The relationship between threshold voltage and temperature will be 
discussed later in this section. Thus, a circuit that expresses the threshold voltage at the 
output can serve as a linear temperature sensor.  In this section, emphasis will be placed 
on developing circuits that express the threshold voltage at the output.  
A circuit that can express threshold voltage is shown in Fig.5.1. Although this 
circuit structure is not new, the use of this structure to generate a highly linear 
temperature-dependent output voltage is new. Temporarily neglecting the channel length 
modulation, four equations can be written to fully describe the operation of the circuit: 
 
Figure 5.1 Schematic of the proposed temperature sensor circuit A 
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where Vtn1, Vtn2, Vtn3 are the threshold voltages  for M1, M2 and M3 respectively, W and L 
variables denote the widths and lengths of the corresponding transistors,  and M is the 
gain of the p-channel current mirror. Equations (5.1)–(5.4) comprise a set of four 
simultaneous equations in the unknown variables {ID1, ID2, Vo1, and Vo2}. Vo1 and Vo2 can 
be solved from these four equations to obtain 
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Assuming that all NMOS transistors have the same threshold voltage, (5.5) and 
(5.6) can be simplified to: 
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From (5.7) and (5.8), it can be observed that the output voltages, Vo1 and Vo2, will 
have a nearly linear relationship with the threshold voltage, Vth. According to the 
threshold voltage temperature dependence model in (5.9), the threshold voltage itself is 
nearly linear with respect to temperature [9]: 
0( ) ( 1 1 / 2 ) ( / 1)tn tn eff bseff NOMV T V KT KT L L KT V T T= + + + ⋅ ⋅ −  (5.9) 
where KT1, KT1L, and KT2 are process dependent constants, TNOM is equal to 300 K, Leff 
is the effective length and is approximately equal to the length L, and Vbseff is the effective 
bulk to source voltage. From (5.9), it can be seen that if the CMOS bulk terminal is 
connected to source, the temperature nonlinearity brought by bulk to source voltage Vbs is 
negligible. In the circuit in Fig.5.1, a zero Vbs of M1 and M3 can be easily realized, while 
in M2, the source and bulk cannot be easily tied together in most processes when a 
double-well is not available. This phenomenon suggests that the PMOS counterpart of 
circuit in Fig.5.1 will potentially have better temperature linearity because each PMOS 
device can have its own well tie.  
III. SIZE STRATEGIES TO REDUCE TEMPERATURE NONLINEARITY 
The channel modulation effect neglected in Section II will cause temperature 
nonlinearity in the output voltages Vo1 and Vo2 in the circuit of Fig.5.1. This type of 
nonlinearity will result in several degree Celsius temperature errors. To improve the 
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linearity, the channel modulation parameter, λ is re-introduced in the analytical model in 
(5.1)–(5.4) resulting in the more nonlinear circuit equations: 
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By eliminating I1 and I2, the five equations (5.10)–(5.14) can be reduced to three 
equations (5.15)–(5.17) with independent variables {Vo1, Vo2, Vo3}. 
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By re-organizing (5.15)–(5.17), we can get: 
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where Vo1, Vo2 and Vo3 are explicitly indicated and where the k11….k1n, k21…..k2m, k31….k3p 
are not dependent upon these three port voltages and include the independent voltage 
source, VDD and model parameters, such as Vtp, Vtn1, Vtn2, µnCoxW1/L1, µnCoxW2/L2, etc. 
The highly non-linear form of equations (5.18)–(5.20) makes an explicit 
expression for Vo1, Vo2 and Vo3 difficult or impossible to obtain. As an alternative, we 
consider a power series expansion for the output voltages of interest, Vo1 and Vo2, in terms 
of the temperature T, which can be expressed as: 
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In these equations, T0 is the temperature about which the expansion is made. Vo1n 
and Vo2n are the nominal values of Vo1 and Vo2 at temperature T0, and all derivatives are 
evaluated at T0. Good linearity would be expected if the second-order partial derivatives 
and ideally the third-order partial derivatives are small or zero. The most straightforward 
way to find d2Vo1/dT2 and d2Vo2/dT2 is to solve Vo1 and Vo2 directly from (5.18)–(5.20). 
However, as observed previously, the highly non-linear forms of Vo1 and Vo2 make it very 
tedious to first solve for Vo1 and Vo2 directly and then apply differentiation. 
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Using the chain rule for implicit function differentiation, we can directly 
differentiate equations (5.18)–(5.20) with respect to temperature and then solve for the 
first, second and higher-order temperature derivative terms [10]. From the chain rule, we 
obtain the following equations:  
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From (5.23)-(5.25), it follows that equations (5.23)–(5.25) can be expressed as in (5.26).  
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In (5.26), the terms on the right side are not dependent upon the derivatives of the 
port voltage variables and for convenience, the small signal terms have been used to 
express the observed relationships between large signal model parameters and operating 
points. These small-signal terms are the standard trans-conductance gm and output 
conductance go of the corresponding devices at the nominal operating point and at the 
expansion temperature T0.  The parameters, K1, K2, and K3 are given by the expressions 
(5.27)–(5.29): 
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To simplify the derivation, when calculating dVo1/dT and dVo2/dT from (5.26), it is 
assumed that go is much smaller than gm and can be neglected. Therefore, (5.26) can be 
simplified as: 
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Although the simplification may introduce some errors, it significantly reduces the 
complexity of the derivation. Simulations of the overall temperature sensor discussed later 
show good correlation between the analytical models developed with these simplifications 
and the actual performance of the simulator.  
Similarly, the second-order temperature derivative terms can be obtained by 
differentiating equations (5.23)–(5.25) with respect to temperature again.  Following this 
approach, it follows that: 
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  (5.31) 
Again, by neglecting go, (5.31) can be simplified as follows: 
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where the terms K21, K22, and K23 do not contain any second derivatives of port voltage 
variables but may include the voltages Vo1, Vo2, and Vo3 as well as the first-order 
derivatives that were previously determined.  
Emphasis will now be placed on linearizing the voltage, Vo1 with respect to 
temperature. If the assumption is made that the gain of the M5:M4 current mirror is 1, 
then gm4=gm5. It follows from (5.32) that the second order temperature derivative of Vo1 
can be explicitly expressed as: 
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To reduce the quadratic term expressed by (5.33), the objective is to make the sum 
of K21 and K22 close to zero. There are multiple solutions to realize this objective. One 
solution applied in this work is: 
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where dVo1/dT, dVo2/dT and dVo3/dT in (5.35) and (5.36) are the values computed from 
(5.30).   
These analytical results are first used to determine the size for each transistor and 
to reduce the second-order temperature non-linearities. This analytical approach will be 
followed by a numerical iteration, which further reduces the overall non-linearity. The 
analytical approach can be described as follows: 
(a1) Select reasonable values, like two to five times the minimum length, for the lengths 
of M4, M5, M2, M3.  
(a2) To satisfy conditions (5.34), the PMOS current mirror is chosen to have the same 
dimensions. Therefore, L4=L5, W4=W5.   
(a3) It has been found that the size of M1 is critical to the current consumption of the 
whole circuit. Consequently, the five variables {W1, L1, W4 (W5), W2, W3} are chosen so 
that current consumption is within budget and the constraints given by (5.35) and (5.36) 
are satisfied as much as possible. 
In this way, the quadratic term in Vo1 can be significantly reduced. The 
temperature error caused by non-linearity can be maintained at about the 1oC level by 
reducing the coefficient of the second-order term in (5.33). Ideally, the higher-order 
derivatives, such as d3Vo1/dT3 and d4Vo1/dT4 can be obtained in the same way as described 
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above. However, the tediousness of the resultant expressions grows rapidly when moving 
to a higher order.   
To compensate for the third order temperature non-linear terms and to reduce 
temperature nonlinearity further, a finer size adjustment is required. A heuristic numerical 
sensitivity-based optimization procedure is used to reduce the temperature non-linearity. 
The design procedure can be described as follows: 
(b1) Use the sizes obtained from the previous analytical approach as the initial sizes for 
the following numerical approach. 
(b2) Keep the PMOS size fixed, because it has been found that PMOS size is less 
influential than that of the bottom three NMOS transistors on the output voltage 
temperature non-linearity.  The sizes of W1 and L1 are determined from step (a3) so that 
the current consumption can be controlled. Therefore, two design variables {W2, W3} are 
available for the size adjustment.  
(b3) Vary W2 by a certain amount ∆W2, such as +20% or -20% of the original size, and 
find the sensitivity of the output temperature INL with respect to ∆W2. If the INL 
decreases, replace the original value of W2 with the new value. Otherwise, keep the 
original value of W2. 
(b4) Similarly, vary W3 by the same percentage and find the sensitivity of the output 
temperature INL with respect to ∆W3. If the INL decreases, replace the original value of 
W3 with the new value. Otherwise, keep the original value of W3. 
(b5) Repeat step (b3) again and vary W2 by a certain step amount that can be roughly 
determined according to the percentage change in the temperature INL when W2 was 
varied by ∆W2 in the previous iteration step.  
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(b6) Similarly, repeat step (b4) to vary W3. The method for varying W3 follows the same 
procedure as varying W2 in step (b5). 
(b7) Repeat the iterations in steps (b5)–(b6), and adjust W2, W3 until either of the two 
criteria is satisfied: (1) the percentage improvement of temperature INL relative to the 
original temperature INL at the very beginning of the optimization is less than 1%; (2) the 
obtained temperature INL is around 0.05oC level. Any of the two criteria provides a 
termination criterion for the numerical iteration. 
Then consider a finer adjustment in W4 (W5) and in the length of M2 and M3. This 
finer adjustment involves: first, perform iterations in changing W4 (W5) until the 
temperature INL does not have obvious improvement; second, adjust L2 and L3 in turns 
until the temperature INL is very small. 
By using this combined analytical and numerical approach described above, the 
temperature INL can be reduced to a level that is less than 0.1oC level.  
IV. STARTUP CIRCUIT 
Most reported MOS-based temperature sensors use some variant of a bias 
generator to provide a temperature-dependent output variable. These VDD-independent 
bias generators typically have one or more feedback loops which invariably result in 
multiple stable equilibrium operating points.  It is well-known that startup circuits must 
be added to ensure that the circuit will enter the desired operating state.  However, in 
some circuits, the need for a start-up circuit may not be readily recognized and the 
methods often used to validate the performance of a startup circuit may not be effective.  
Also, the effectiveness of  a start-up circuit may be difficult to observe in simulations or 
with analytical calculations. For example, repeated transient simulations of a circuit along 
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with a start-up throughout the design process and over corners may show that the circuit 
always starts up correctly, but after fabrication, the circuit may fail to start up correctly.  
If transient simulations of a circuit show that the circuit fails to start up and the same 
transient simulations show that the circuit always starts up when a start-up circuit is 
added, the designer may be tempted to conclude that the correct start-up is due to an 
effective start-up circuit. However, transient simulations provide only a single solution to 
a circuit and cannot guarantee that multiple stable equilibrium points are eliminated. 
To circumvent this potential problem, a method for guaranteeing proper start-up is 
essential. An investigation of the circuit of Fig. 5.1 is useful for demonstrating how that 
can be done. One way to visualize the operation of this circuit is to observe that 
transistors M1 and M5 form a simple inverting amplifier with an input on the gate of M1 
and an output on the drain of M5.  Likewise, transistors M2, M3, and M4 form a simple 
inverting amplifier with an input on the gate of M4 and an output on the drain of M2.  
These two inverters are connected in a two-inverter loop with no loading at DC.  By 
breaking the loop at the high impedance node Vg1 at the gate of M1 as shown in Fig.5.2, a 
two-inverter loop is obtained. The transfer characteristics of this two-inverter loop are 
shown in Curve I in Fig. 5.3. Note that the transfer characteristics of this inverter intersect 
the Vout=Vin line exactly three times. The upper and lower intersection points with slope K 
less than 1 are two stable equilibrium points and thus a start-up circuit is needed to 
guarantee it starts up at the desired equilibrium point. After a start-up circuit is added, the 
transfer characteristics of the loop are modified to Curve II shown in Fig.5.3. Since there 
is now a single equilibrium point, the circuit will start up at the desired operating point.   
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When designing the temperature sensor circuit using the topology in Fig.5.1, a 
simple start-up circuit comprised of a single transistor Mst is added as shown in Fig.5.4. 
Applying the method described above to break the loop and examining the intersection 
points between open loop transfer function and line Vout=Vin will reveal all equilibrium 
points. The effective startup circuit should eliminate all solutions except the desired 
stable equilibrium point. 
 
Figure 5.2 Conceptual circuit verifying the existence of multiple stable equilibrium points 
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Figure 5.3 Illustration of existence of multiple stable equilibrium points and their removal by adding 
a start-up circuit 
M2
M3
M4
VDD
Mst
 
Figure 5.4 Illustration of a simple start-up circuit 
 
V. DESIGN EXAMPLE AND ITS PERFORMANCES 
To demonstrate the good temperature linearity property of the circuit in Fig.5.1 
and the effectiveness of the sizing strategy, a circuit has been designed in a 1P6M 
0.18µm process using the BSIM3v3 model. Define the temperature error caused by 
temperature non-linearity of the sensor’s output voltage as the interpreted temperature 
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error from the difference between the transfer curve, Vout versus temperature and its 
ending point fit line. The temperature sensor’s INL is then the maximum absolute value 
of the temperature error over the temperature range determined by the two ending-points 
fit line. After applying the sizing strategy described earlier to the sensor circuit in Fig. 
5.1, the temperature error of the sensor at typical process conditions is shown in Fig.5.5. 
Note that the temperature error curve has three extremes and four zero-crossings in the 
temperature range of interests. Also, notice the nearly symmetric shape of the curve.  
Using our proposed design and sizing strategy, the temperature INL error can be reduced 
significantly by reducing the second and third-order temperature non-linearities in the 
sense of inner products [11], which means the circuit has been sized so that (5.37) and 
(5.38)  are satisfied as close as possible. 
2( ( ) ), 0out fitV T V P< − >≈       (5.37) 
3( ( ) ), 0out fitV T V P< − >≈       (5.38) 
where Vout (T) is transfer curve of output voltage, Vfit is the best fitting line. P2 and P3 are 
basis function obtained from Gram-Schmidt orthogonalization process [12] [13]. They 
can be found from expressed in (5.39)-(5.41) 
0 1P =       (5.39) 
2 midP T T= −       (5.40) 
mi 1 1 1 1
1 2
1 1 2 2
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d k k k k
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k k k k
T T P P P P
P T T P P
P P P P
− − − −
− −
− − − −
< − ⋅ > < >
= − − ⋅ − ⋅
< > < >
        for k=2,3,4…. 
           (5.41) 
where Tmid is the middle temperature of the overall temperature range from Tmin to Tmax. 
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It can be proved that in the temperature sensor design to satisfy (5.37) is 
equivalent to have d2Vo1/dT2 in (5.33) minimized. Therefore, following the analytical 
optimization procedure in section III can move the circuit design spaces near an 
optimized value for temperature INL error. In the neighborhood of the optimized result, 
the numerical optimization procedure as described in section III is performed so that 
(5.38) can be satisfied as close as possible, too. The temperature error magnitude is 
reduced dramatically relative to the temperature INL error curve before size optimization 
in Fig. 5.6 and the fourth-order nonlinearity effect becomes quite visible as shown in 
Fig.5.5. The temperature nonlinearity can be maintained at around 0.05oC or less 
throughout the temperature range -20oC to 100oC.  
The effect of global parameter variations from different corners is also 
investigated. Simulation results in Fig.5.7 show that the circuit has a worst-case 
temperature INL of 0.15oC, which demonstrates good robustness of the design at different 
process corners. In the worst corner—slow NMOS slow PMOS, the voltage Vo2 is higher 
due to the larger threshold voltage. The transistor M4 loses headroom in its VDS voltage, 
and therefore tends to operate near triode region and degrades the temperature linearity 
predicted in Section II. 
102 
 
 
 
Figure 5.5 Temperature error of the proposed temperature sensor at the typical conditions 
 
 
Figure 5.6 Temperature error curves before and after size optimization 
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Figure 5.7 Temperature error curves at different process corners (TT: typical; FF: fast NMOS fast 
PMOS; FS: fast NMOS slow PMOS; SS: slow NMOS slow PMOS; SF: slow NMOS fast PMOS) 
 
 
Figure 5.8 Distribution of worst case temperature error under process and mismatch combined 
Monte Carlo simulation 
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Figure 5.9 Start-up circuit avoids undesired operating points 
 
Figure 5.10 With process variations and device mismatches at T=27oC, the start-up circuit always 
avoids undesired operating points 
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Figure 5.11 With process variations and device mismatches at T= -20oC, the start-up circuit always 
avoids undesired operating points 
 
 
Figure 5.12 With process variations and device mismatches at T= 100oC, the start-up circuit always 
avoids undesired operating points 
106 
 
 
 
Table 5.1 Summary of performances 
 
Table 5.2 Key circuit parameters 
 
Table 5.3 Comparison with recent integrated temperature sensors 
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In Fig.5.8, results from 500 runs of Monte Carlo simulation that were run to test 
for not only process variations, but also device mismatch in the 0.18µ process using a 
BSIM3v3 model show that the circuit also has very good robustness when process 
variations and local device mismatch are both present. The Monte Carlo statistical models 
are provided as part of the model files for the process and include for both local and 
process variations in the threshold voltage, mobility, transistor width and length and 
possibly some other parameters. From these Monte Carlo simulations, it is observed that 
the mean value for the maximum temperature INL error is 0.11oC, and the standard 
deviation is 0.04oC. The main performances and design specifications have been listed in 
Table 5.1. The key circuit design parameters are listed in Table 5.2. The stable equilibrium 
points were verified by the loop transfer simulation before and after adding the start-up 
circuit at typical conditions as shown in Fig. 5.9. From Fig.5.9, it can be observed that 
with typical conditions, the added startup circuit is effective at eliminating other undesired 
operation points. To make sure the circuit can always start up with process variations and 
device mismatch, 200 runs of Monte Carlo simulation are made at T=27oC, -20oC and 
120oC, respectively and the results are shown in Fig.5.10, Fig.5.11 and Fig.5.12, 
respectively. These simulations show only one intersection point with the line Vout=Vin for 
each Vout versus temperature curve and the open loop transfer function indicates all will 
start up correctly. 
The performances of the proposed temperature sensor are compared with the 
published temperature sensors’ performances in Table 5.3 and demonstrates ultra small 
area occupation and highly linear with temperature. The results presented in this design 
are all based upon computer simulations. The models used in the simulation are the same 
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models used in industry today for this process. The highly linear temperature performance 
of this circuit is strongly dependent on the temperature dependent model of the threshold 
voltage given in (5.9).  Experimental verification of the performance of this temperature 
sensor is important to determine if the temperature dependence of the MOS transistor is 
adequately captured in (5.9).  
VI. CONCLUSIONS 
In this paper, a compact on-chip temperature sensor has been proposed. This 
structure can express the threshold voltage of CMOS transistors as outputs and achieve 
high temperature linearity. A sizing strategy using a combined analytical and numerical 
approach has been described that significantly reduces second and third order temperature 
nonlinearity. The designed circuit demonstrates a temperature INL error at the 0.05oC 
level and robustness to process variations and local device mismatches and power supply 
variations. The small area and high linearity make the structure suitable for high-precision, 
multi-site on-chip temperature measurements. 
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CHAPTER 6  
HIGHLY LINEAR VERY COMPACT UNTRIMMED ON-DIE 
TEMPERATURE SENSORS WITH IMPROVED IMMUNITY TO 
LOW VOLTAGE HIGH THRESHOLD VOLTAGE SCENARIOS 
ABSTRACT 
The on-die temperature sensor in Chapter 5 that extracts threshold voltage demonstrates 
excellent temperature linearity over process corners and device mismatch.  However, its 
performance will be degraded at low VDD condition and this degradation is significantly 
worse at high threshold corners. In this chapter, the reason for this temperature linearity 
degradation is carefully examined, and a simple approach is proposed to reduce the 
sensitivity of the temperature linearity to the power supply deduction and threshold 
increase. The approach only requires small modifications on the circuit in Fig.5.1. Based 
upon two design examples, after the modification, the maximum temperature error is 
reduced from 1.5oC to less than 0.3oC at the worst corner. 
I. INTRODUCTION 
Previous work in Chapter 5 proposed a CMOS based temperature sensor whose 
compact size and high linearity make it well suited for emerging on-chip temperature 
measurement applications. The sensor output voltage can correctly express the MOS 
threshold voltage, which is highly linear with temperature. The combined analytical and 
numerical approach to sizing optimization can effectively reduce the second and third-
order temperature non-linearities, resulting in a typical temperature INL error of about 
0.05oC, which is about ten times better than the current state of the art in CMOS based 
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on-die temperature sensors [2]-[5]. The circuit is simulated under various process 
corners, device mismatches and power supply variations. The worst temperature linearity 
performance occurs at low voltage, slow NMOS slow PMOS corner. In that corner, the 
node voltage Vo2 in Fig.5.1 that expresses the threshold voltage will increase by a 
significant larger amount due to the high threshold voltage at that corner. Meanwhile, the 
decrease of VDD will squeeze the VDS voltage of M4 and drive M4 into near triode region. 
Consequently, the temperature linearity will degrade.  
From the above observations, any method to alleviate this problem must prevent 
excessive reduction in VDS. Normally, since VDD is provided by an external source, we do 
not have much control over that. The only possible way is to soften the increase of Vo2 at 
the slow corners. In this chapter, we will introduce a simple approach to implement this 
idea with a very small amount of increased hardware.  
II. LOW VOLTAGE HIGH THRESHOLD SCENARIO 
The two circuits B and C will have better performances while operating at low 
VDD and large threshold voltage Vth corners. In circuit B in Fig. 6.1, M2 and M6 form an 
active attenuator when M6 is in the ohmic region and M2 is in saturation [1]. The 
equivalent resistor of M6 can be written as: 
6 6 2 6
1
( / ) ( )eq ox o tn
R
C W L V Vµ
=
⋅ −
   (6.1) 
Since Vo2 expresses the threshold voltage, the equivalent resistor of M6 is 
proportional to the CMOS transistor threshold voltage. Therefore, Req will increase at 
high threshold corners. Since the equivalent resistor from M6 increases at large Vth 
corners and current level will decrease, the excess bias voltages of M2 and M3 decrease. 
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Vo2 in the three circuits A, B and C are equal to VEB2+Vth2+VEB3+Vth3, but Vo2 in the 
circuits in Fig.6.1, will not increase as much as that in circuit A because the extra 
transistor M6 reduces VEB2 and VEB3 by reducing the current. The benefit of using M6 
instead of directly adding a resistor to reduce the total current is that: after the 
modification, the whole circuit is still made of ALL CMOS transistors, which is critical 
in suppressing the non-linear temperature effect of mobility on the expressions for Vo1 
and Vo2. Besides, CMOS transistors will be able to track each other over process corners 
better.  
 
Figure 6.1 The proposed circuit B and circuit C with improved low voltage robustness 
 
III. THRESHOLD EXTRACTION CIRCUITS WITH IMPROVED 
PERFORMANCES IN LOW VDD HIGH THRESHOLD CORNERS  
Circuit B and C are both threshold extraction circuits. Compared with circuit A in 
Fig.5.1, in the circuits in the Fig.6.1, the previous M2 devices have been replaced by an 
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active attenuator. The tail diode connected device M3 can be placed at either the left hand 
side or the right hand side. In circuit B, assuming the λ effect is neglected: 
1 2 2( )o o tnV V Vθ= −       (6.2) 
where the attenuation factor θ is given by: 
6
6 2
( / )
1
( / ) ( / )
W L
W L W L
θ = −
+
      (6.3) 
A set of equations can be written to describe the operation of circuit B in Fig.6.1: 
2
1 3 1 31/ 2 ( / ) ( )b n ox o tnI C W L V Vµ= ⋅ −       (6.4) 
2
2 2 2 1 21/ 2 ( / ) ( )b n ox o o tnI C W L V V Vµ= ⋅ ⋅ ⋅ − −     (6.5) 
2 1b bI I=       (6.6) 
Combining (6.2)-(6.6), Vo1 and Vo2 in circuit B can be solved as:  
1 3
2
3
1
( / ) 1
1 ( 1)
( / )
o tnV V
W L
W L θ
= ⋅
− −
    (6.7) 
2 3 2
2
3
1
( / )
(1 )
( / )
o tn tnV V V
W L
W L
θ θ
= ⋅ +
− −
   (6.8) 
Similarly, a set of equations (6.9)-(6.10) can be written to describe circuit C: 
1 3 02 2 3( )o d tn dV V V V Vθ− = ⋅ − −     (6.9) 
where Vd3 is the drain voltage of M3. 
By sizing the devices M2 and M6 such that W2=W6. Then we can get: 
22
2 2 3 2
2 6
( )
2
n ox
c o d tn
C W
I V V V
L L
µ
= ⋅ ⋅ − −
+
  (6.10) 
115 
 
 
2
2 3 1 3( ) ( )2
n ox
c o tn
C W
I V V
L
µ
= ⋅ ⋅ −    (6.11) 
2
1 1 2 1( ) ( )2
n ox
c o tn
C W
I V V
L
µ
= ⋅ ⋅ −    (6.12) 
2 1c cI I=       (6.13) 
Combining (6.10)–(6.13), Vo1 and Vo2 in circuit C in Fig. 6.1 can be solved as: 
3 3
3 1 2
2 2 6 1
1
3 3
2 2 6 1
( / ) ( / )
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It can be seen that the both circuits express CMOS threshold voltage. The 
combined analytical and numerical approach introduced in Chapter 5 can be applied to 
improve the design using circuits B and C topologies, and can achieve very high linearity 
with temperature at the output nodes.  
IV. SIMULATION RESULTS AND PERFORMANCE SUMMARY 
The simulation results in Fig.6.2 show the comparison among three circuit 
temperature non-linearities of node voltage Vo2 at low VDD (90% of nominal VDD) and 
large threshold voltage corner. Circuits B and C are still able to maintain temperature 
error within 0.3°C while circuit A has more than 1°C temperature error.  
Compared with node voltage Vo1, Vo2 demonstrates wider voltage range than Vo1 
through the temperature range of -20oC to 100oC, and will present less burden on the 
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voltage range requirement of the circuit taking the sensor output as input. Therefore, in 
circuits B and C, the circuits are sized to obtain a very linear voltage with temperature at 
node Vo2. The overall performances of node Vo2 in circuits B and C have been 
summarized in Table 6.1 and Table 6.2 respectively. 
From Table 5.1, Table 6.1 and Table 6.2, circuit C has the best performance 
because the worst-case maximum temperature error is less than 0.11oC. This 
performance, to my knowledge, is the best performance in accuracy and robustness when 
compared with circuits A and B and other MOS based on-die temperature sensors [2] [3]. 
From the pattern of temperature errors over the corners between circuits B and C, it can 
be seen that high-order temperature non-linearity cancellation tracks better over the 
corners in circuit C than in circuit B.  
 
Figure 6.2 Temperature error curves of the three proposed circuits at the low VDD high threshold 
corner 
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Figure 6.3 Circuit B temperature error curves and output voltage versus temperature transfer 
functions at various process corners 
 
Table 6.1 Performance summary for circuit B 
 
118 
 
 
 
Figure 6.4 Circuit C temperature error curves and output voltage versus temperature transfer 
functions at various process corners 
 
Table 6.2 Performance summary for Circuit C 
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Table 6.3 Comparison with recent integrated temperature sensors 
 
Table 6.3 lists the performances of published temperature sensors and compares 
the proposed temperature sensors. The proposed circuits in Chapter 6 have much better 
accuracy compared with other on-die temperature sensors for microprocessor thermal 
management applications [2]–[5]. Although the circuits do not have digital interface as 
[6]-[9], the advantages of the ultra small size and high linearity make the circuits very 
attractive as the analog sensing circuit part for temperature-to-digital converters. 
V. CONCLUSIONS 
In this chapter, the worst corner for circuit A introduced in Chapter 5 is identified. 
The reason for the temperature linearity degradation is analyzed. A simple approach of 
adding a triode region NMOS transistor is shown to be effective in reducing the 
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degradation at the worst corner—low VDD, high threshold corner. Since this extra device 
is still a MOS transistor instead of a resistor, the output voltages are still extracting 
threshold voltage and suppressing mobility. After the modification, the circuits’ 
performances show excellent linearity at typical conditions, as well as process corners, 
device mismatch and power supply variations. 
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CHAPTER 7  
MASTER-SLAVE HYBRID ON-DIE TEMPERATURE TO DIGITAL 
CONVERTER 
ABSTRACT 
In this chapter, a new method is introduced for on-die temperature measurements that 
directly produces digital output codes that are highly linear in temperature. Unlike 
conventional bipolar junction tansistors (BJTs) based temperature sensor circuits with 
digital readouts, all of which employ distinctive temperature sensing elements, signal 
conditioning and amplification circuits, accurate temperature-stable reference circuits, 
and a sufficiently linear analog to digital converter, the proposed architecture steers a 
current into two temperature sensitive nodes through digital-to-analog converter (DAC) 
control. When the two node voltages become equal, the DAC code gives a digital readout 
of the on-die temperature. This new structure does not require a reference circuit, and the 
complexity of implementation is relaxed, yet it still provides very good temperature 
linearity. Unlike the inverter delay based structures that are sensitive to process variations 
and require extra area-consuming support hardware to compensate for the process 
variations, the proposed topology can operate at nominal as well as four other standard 
process corners and still maintain good temperature linearity. In this new topology, the 
DAC current is generated from a simple VDD independent current generator and does not 
need to be constant or linear with temperature. The DAC control code is produced by a 
successive approximation register (SAR) logic circuit that is driven by a comparator that 
compares the two node voltages. When the two outputs differ, the SAR is repeatedly 
updated to decrease the difference between the two node voltages.  When the two node 
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voltages are essentially the same, updating of the SAR is inhibited and the boolean output 
is the digital code that resides in the SAR. A sizing strategy based upon a combined 
analytical and numerical optimization approach is used to provide excellent linearity of 
the digital code with respect to temperature. Simulaton results demonstrate that the 
maximum nonlinear temperature error can be held, with modest design efforts, to less 
than 0.5oC over a 120oC temperature range over all process corners and a ±10% power 
supply variation. 
I. INTRODUCTION 
Research on integrated temperature sensors started in the mid-seventies [1]. One 
of the drivers for the temperature sensor development was the need for convenient digital 
interfaces to provide ready access to on-die temperature by digital circuits. As Systems 
on Chip (SoC) become mainstream and more traditional analog blocks (such as phase 
locked loops (PLLs)) are replaced with digital counterparts, the need for digital 
representations of die temperature becomes more pressing. Thanks to the relentless drive 
of the semiconductor industry toward very large scale integration in the past four 
decades, analog-to-digital conversion and bus interface circuits are becoming smaller and 
smaller so that they can be integrated with the temperature sensor. In 1992, Smartec 
produced the first temperature sensor with a duty-cycle output [2]. In 1995, National 
Semiconductor unveiled its temperature sensor chip, LM75, with a fully integrated 
bandgap temperature sensor core, a sigma-delta analog-to-digital converter and an I2C 
interface [3].  
A major milestone in temperature sensors development came in the late nineties 
when Intel added temperature sensors to their microprocessors and motherboards. This 
124 
 
 
marked the beginning of the age when chip and/or die temperature measurements with 
digital output representations of the temperature are an integral part of the design of large 
integrated circuits and systems that rely on accurate measurements of the die 
temperatures to maintain the desired reliability and performance of the systems. These 
real-time, on-die temperature measurements provide critical sensory data to the 
power/thermal mangement circuits that are necessary to achieve accpetable reliability and 
performance optimization. This approach makes it possible for the performance of a 
microprocessor to be improved at the architectual and the operating systems levels, as an 
alternative to simply increasing clock frequencies.  
Although accurate measurement of temperature using on-chip temperature 
monitors appears to be a straightforward task, the accuracy of most integrated 
temperature monitors is not sufficient. The area of existing temperature sensors with 
good accuracy is often large, and considerable processing overheads are often required to 
convert the temperature measurements to the digital form required by the power 
management controller (PMC) in a large digital system.   
Considering the applications of temperature measurements in the design of 
microprocessor systems, the design objectives are not only to have good accuracy, a 
small area, and low power design, but also to provide a digital output for the convenience 
of communicating with other VLSI blocks in the complex system.   
Considerable research has been associated with on-chip temperature sensors with 
digtal outputs. Generally speaking, there are two classes of temperature sensors with 
digital output: analog BJTs based structures [4]-[6], and inverter delay line based 
structures [8]-[11] [18]. In an analog BJTs based structure, a temperature sensor core is 
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used to generate a voltage or current that is linearly dependent on temperature, and either 
a delta-sigma analog-to-digital converter (ADC) or a SAR ADC is then used to convert 
the analog voltage or current into a digital code. This approach usually requires large area 
and high power consumption. Fig.7.1 shows a block diagram of the standard approach. 
 
Figure 7.1 Conventional temperature to digital sensor topology 
 
This conventional temperature-to-digital converter has four distinct blocks:  
(1) A temperature sensing element that generates a voltage or a current that linearly 
changes with temperature; 
(2) A signal conditioning and amplification block that adjusts the voltage or current 
quantity to an acceptable level with sufficient swing to be compatible with the 
input signal range of the next stage ADC; 
(3)  An accurate and thermally stable reference, which is usually built by pn junctions 
and an op amp, providing a reference voltage or reference current for the ADC; 
(4) An linear ADC, usually a sigma-delta modulator based ADC (Σ∆ADC) or a 
successive approximation register based ADC (SAR ADC).  
In this standard approach, to guarantee a certain level of linearity in the 
relationship between temperature and the digitized output, conventional wisdom suggests 
that each of the four blocks must have linearity or accuracy beyond what is required of 
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the whole system: the temperature sensing element must have an output linearly 
dependent upon temperature; the signal shifting and amplifying circuit must be linear, 
and the gain and offset must be independent of temperature; the reference must be 
accurate and temperature stable, and the ADC must be linear and stationary with 
temperature. If any of these requirements are violated, the digital sensor output cannot be 
guaranteed to be accurate. With this approach, to reduce the chip-level design challenges, 
some designers rely on the an external accurate reference to achieve the desird accuracy 
level [6]. Other use complicated techniques such as curvature correction to improve the 
thermal stability of the bandgap voltage references [7]. But, from a practical viewpoint, 
there is considerable incentive to have the temperature to digital converter completely 
integrated. 
The conventional temperature sensor topology in Fig.7.1 can be viewed as an 
open loop system. To preserve the linear relationship between temperature and the final 
digital output, the designs of each block in this system are quite challenging if the 
required accuracy is at the 0.5oC level. Reported temperature sensors using such a 
topology are typically able to achieve 1oC accuracy or better with a good analog design 
and with calibration. By combining sophisticated analog techniques, such as offset 
cancellation and dynamic element matching with oven-controlled accurate calibration, an 
accuracy of ±0.1oC was reported [8] recently but the reported area required to attain thie 
level of performance was 4.5 mm2 and is orders of magnitude too large for embedded 
applications.  By contrast, the new topology we propose in this chapter is a closed-loop 
feedback system and does not need any thermally stable reference, does not require any 
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linear ADC, and does not require any accurate signal amplification or signal conditioning 
circuits.  
The second class of structures that have been reported is based upon the 
temperature-dependent inverter delays of boolean inverters. There are three reported 
methods for sensing temperature using temperature-dependent inverter delays:  a loop 
delay line, a delay locked loop (DLL), and a ring oscillator. In the loop delay line 
method, a cyclic time-to-digital converter converts a pulse with a width proportional to 
the temperature into a corresponding digital code [9]–[12]. To achieve sufficient 
temperature resolution, hundreds of inverters are required to obtain enough pulse delay.  
Unfortunately, the inverter delays are adversely affected by process variations of 
threshold voltage Vth, mobility µ and gate oxide capacitance Cox. The DLL method 
presented in [19] uses a delay locked loop (DLL) nested in another DLL to measure 
temperature. Each delay line needs a multiplexer and a phase interpolator for selecting 
the desired amount of delay. The reported DLL-based temperature sensor occupies a 
large area around 0.16mm2, and consumes high power at about 1.2mW. The third method 
of inverter delay based temperature sensors uses frequency changes in current-starved 
ring oscillators as an indicator of temperature. With this approach, one ring oscillator 
serves as a reference and another ring oscillator has an oscillation frequency dependent 
on temperature. The main advantages of the ring oscillator method are the very small area 
and the scalibility with technology. One limitation of the current-starved ring oscillator 
approach is the need for accurate temperature-independent biasing currents [20]. As with 
any inverter delay based approach, the ring oscillator output is affected by both mobility 
and threshold voltage, resulting in significant temperature nonlinearity.  
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In this chapter, we propose a new approach for on-chip temperature measurement 
that provides a direct digital readout. A specific implementation of this method is 
depicted in Fig.7.2. It is comprised of a simple VDD independent current generator circuit 
called the “master circuit” and a feedback loop comprised of a slave temperature 
sensitive sensor circuit blended with a current-steering DAC, a comparator and a SAR 
logic block. It does not require any conventional constant reference voltage or reference 
current, and it does not attempt to make any node voltage or branch current constant or 
precisely linear to temperature. It does not need any conventional ADCs,  yet it generates 
a digital output code that is extremely linear to temperature. This new topology, together 
with our sizing strategy that combines analytical and numerical optimization similar to 
that discussed in Chapter 5, enables us to implement a temperature to digital converter 
with linearity of about 0.2oC over a wide temperature range yet area required for the 
implementation is small making it suitable for on-die multi-site measurement 
applications.  
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Figure 7.2 Diagram for the proposed master-slave hybrid on-die temperature to digital unit 
 
II. TOPOLOGY OF MASTER SLAVE HYBRID ON-DIE TEMPERATURE 
SENSOR 
Transistor-level details of one method for implementing the new approach to 
building on-die temperature sensors, shown in Fig. 7.2, will be discussed in this section. 
The proposed temperature measurement structure is comprised of three major parts. One 
is termed the“master circuit”, which can be viewed a traditional VSS independent voltage 
or current generator. It consists of the five transistors M1–M5. It provides a bias voltage 
for the second block__“slave circuit.” If a basic square-law model is used for the devices 
and output conductance and bulk modulation effects are neglected, the master circuit 
“expresses” the threshold voltage. The master circuit does not need to provide a constant 
voltage and, to the contrary, the temperature dependence of the output voltage it 
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generates is an integral part of the temperature sensor. The second block consists of a 
simple current steering DAC comprised of transistors Md1……Mdn, and a slave 
temperature sensitive circuit made by transistors M6-M11. The SAR logic and a 
comparator create a feedback path and form the third block. The whole circuit operates in 
the following way: at each temperature, there is an initial voltage difference between the 
sensing nodes VS1, and VS2. The comparator will compare this voltage difference, and 
based upon the boolean state of the comparator, drive the SAR logic to find a digital code 
θ that forces the difference between VS1 and VS2 to be very small. The difference between 
these two voltages is affected by the current of the  DAC which has the SAR output as an 
address. The DAC steers a portion of the total current into M9 and the remaining current 
into M8, so that at the end of the conversion cycle, condition (7.1) will be approximately 
satisfied. How closly (7.1) is satisfied is dependent upon the offset voltage of the 
comparator and the resolution of the current-steering DAC: 
1 2s sV V=      (7.1) 
 
Figure 7.3 Transient voltages at the two sensing nodes during a conversion cycle 
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Fig. 7.3 shows results from a computer simulation of  the voltages VS1 and VS2 as 
they converge when a binary search is uesd to control the SAR. The temperature 
dependence of the digital code can be estimated from the following analysis. Assume the 
current in each branch of the master circuit is Iref, and the current mirror ratio between 
M4, M11 and M10 is 1: m: m.  
Therefore,  
9 8M MI I=      (7.2) 
The current DAC is binarily weighted and has a total current of n•Iref. At the end of the 
conversion cycle, by applying KCL (Kirchoff’s Current Law) at the two sensor node VS1 
and VS2, we can obtain the following equations: 
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where θ is the analog interpretation of the digital code normalized to a full scale value of 
one; Iref is generated by the “master circuit” and, using the square law model of the 
devices, can be expressed as: 
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( ) ( )
2ref n ox o tn
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I C V V
L
µ= −    (7.5) 
where Vo1 is the node voltage at the drain of M3 in the master circuit. This voltage was 
derived explicitly and was given in (5.7) of Chapter 5. 
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Combining (7.1)-(7.5), it follows that when (7.1) is approximately satisfied, (7.6) 
is an implicit equation involving θ. This equation can be solved to obtain an expression 
for θ. 
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Solving θ from (7.6) gives the expression: 
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In (7.8), the mobility µ has a temperature dependence modeled by the following 
expression [21]: 
0 0 0( ) ( / )
uteT T Tµ µ= ⋅     (7.10) 
where T0 is the reference temperature, and ute is a negative constant dependent upon the 
process. 
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In (7.7), ∆Vt  is the difference of threshold voltage of NMOS transistor M8 and 
PMOS transistor M9. All the NMOS transistors are assumed to have the same threshold 
voltage Vth. The temperature dependence of the threshold voltage of an nMOS transistor 
was given in equation (5.9) of Chapter 5 which is repeated as 
0( ) ( 1 1 / 2 ) ( / 1)tn tn eff bseff NOMV T V KT KT L L KT V T T= + + + ⋅ ⋅ −          (7.11)  
If the bulk voltage effect is neglected and if it is assumed that Leff is not temperature 
dependent, it follows that Vtn(T) can be expressed as 
   ( )0
1 1 /
( ) ( 1 1 / ) efftn tn eff
NOM
KT KT L L
V T V KT KT L L T
T
+ 
= − + +  
 
        (7.12) 
where the terms in parenthesis on the right-hand side of this equation are independent of 
temperature. The linear dependence of the threshold voltage with temperature should be 
apparent. For derivation convenience, this can be expressed as 
     00( )tn tn nV T V Tα= −     (7.13) 
where Vtn00 and αn can be viewed as process parameters that are independent of 
temperature and given by the expressions   
( )00 0 ( 1 1 / )tn tn effV V KT KT L L= − +    (7.14) 
and     
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   (7.15) 
The term Vtn00 is the 0K intercept of the temperature dependence of the threshold voltage 
and αn is the temperature coefficient of the threshold voltage.  Both Vtn00 and αn are 
positive for n-channel transistors. 
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 Correspondingly, the threshold voltage for p-channel transsistors can be expressed 
as  
00( )tp tp pV T V Tα= +     (7.16) 
where Vtp00 and αP can be viewed as process paramaters that are independent of 
temperature.  The term Vtp00 is the 0K intercept of the temperature dependence of the 
threshold voltage.   Vtp00 is negative and  αp is positive for p-channel transistors.  
 Since ∆Vt is much smaller than Vtn, and the circuit, which will be shown in 
Section III, is sized in such a way that in (7.7) the ∆Vt2 terms can be neglected. Then,  
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Combining (7.13), (7.16) and (7.17), the following expression can be obtained: 
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 (7.18) 
It follows from (7.8) and (7.10) that the term a is only weakly dependent upon 
temperature.  If this temperature dependence is neglected, the two terms in brackets in 
(7.18) are independent of temperature.  If the term 00tnV  is large compared to αnT, the 
denominator in the second term on the right hand side of (7.18) is also only weakly 
dependent on temperature and the paramater θ becomes nearly lineary dependent on 
temperature.  This simplified analysis shows that the dependence of θ with temperature is 
reasonably linear and further investigation is required to determine how much 
temperature nonlinearity is introduced by using the simiplified model in the analysis and 
by neglecting the weakly temperature-nonlinear terms in (7.7).  This willl be addressed 
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later in this section using computer simulation results that are obtained by using more 
detailed device models.  
From (7.18) it can be observed that when normal process varations are present, 
the ∆Vth term could change significantly thus causing rather large swings in θ.  And, if 
the magnitude of the nominal n-channel and p-channel threshold voltages are 
comparable, there could even be a sign change in θ. Such a large variation in θ due to 
process variations is not attractive. Also, if ∆Vth were to vanish, the paramater θ would 
loose its temperature dependence. Neither scenario is attractive. Since the threshold 
voltage is a function of the device length, it would be advisable to choose the lengths of 
M8 and M9 so that the change in θ with process variations is not too large and so that it 
does not change signs. 
From (7.8), (7.9) and (7.18), it can be observed that the temperature dependence 
of the normalized digital code is directly related to the aspect ratio of transistors M1–M3, 
M8–M9 and that there is some nonlinearity in the relationship between temperature and θ. 
The question about whether the sizing of M1–M3, M8, M9 can be used to improve 
linearity naturally arises. The analysis needed to obtain (7.18) was obtained under the 
assumption that output conductance effects (λ effects) are negligable. It can be shown 
that λ effects in the circuit affect the analysis and introduce some additional temperature 
nonlinearities. Inclusion of λ effects in an analytical formulation needed to obtain a more 
exact expression for θ would be very cumbersome and no attempt will be made to 
develop such a forumlation in this work. 
Regardless of the exact formulation, the boolean output represented by the 
paramater, θ still changes with temperature. The resulting nonlinearity in θ with respect 
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to temperature can be compensated by using a numerical approach similar to that to that 
demonstrated in Chaper 5 to adjust devices sizes M1–M3, M8, M9.  The performances of 
the temperature sensor based upon the numerical optimization are discussed in the 
following section.   
III. DESIGN EXAMPLE AND SIMULATION RESULTS 
An implementation of the temperature sensor shown in Fig.7.2 is discussed in this 
section. In this implementation, focus has been placed on the analog front end portion of 
the circuit, including the master circuit, the slave sensor and the PMOS current DACs.  
These blocks form the sensor core and have the most direct influence on the output 
digital code temperature linearity. A 12-bit digital code from the SAR logic is used to 
steer current in  the PMOS current mirror. The 12-bit resolution is selected so that there is 
enough current steering capability to resolve the temperature difference to the 0.05oC 
levels over all process corners over the temperature range -20oC to 100oC. At any 
particular corner, the typical corner for example, 10-bit of resolution is needed for the 
DAC. The additional two bits of resolution are needed to provide operation over the 
standard process corners. The digital SAR logic is implemented in VerilogA since the 
circuit-level details of the SAR logic should have negligable impact on the temperature 
non-linearity of the sensor. Comparator offset can potentially cause errors in the digital 
output code. However, there are standard approaches, such as digital calibration or the 
use of an autozeroing technique to keep the offset around or under the 200µV level [16]–
[18]. The tolerance of the comparator offset can be estimated as follows: Assume the 
LSB current of 12-bit current DAC applied is around 20nA and the diode connected 
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devices M8 and M9 have an output impedence of around 5KΩ. To be able to detect a 
temperature difference at the 0.2oC level, the offset from the comparator needs to be 
below 200µV. The offset constraint can be relaxed by increasing the total current 
consumption in the PMOS current mirror or by increasing the output impedence of the 
diode connected transistors M8 and M9.  
In the analog front end, two main sources can cause a temperature non-linearity of 
the digital output: the mismatch between outputs of the current mirror; and the 
temperature non-linearity from the master circuit and the slave sensors. The first error 
source can be reduced by scaling up the size of the PMOS current mirror. The second 
error, according to design experience, can be reduced by adjusting the size of devices 
M1–M3, M6, M8, M9 and the total current consumption in the PMOS current mirrors 
relative to the bias current in slave circuit. The analog front is implemented in 0.18µm 
process technology with a 1.8V single ended power supply. An optimization following 
the basic approach discussed in Chapter 5 was used to size all devices.  The sizing of the 
devices in the analog portion of the sensor are summarized in Table 7.1. In this 
optimization, a standard BSIM 3v3 model provided by the vendor for the process was 
used.  This same BSIM 3v3 model was used in all simulations of this circuit. The circuit 
simulator program, SPECTRE, included as a part of the CADENCE toolset that is 
available on the Iowa State Univrsity campus, was used for all circuit-level simulations. 
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Table 7.1 Analog front-end dimensions 
 
The simulated output digital codes versus temperature, normalized to a reference 
of 1V, over the -20oC to 100oC temperature range for the design, summarized in Table 
7.1, are shown in Fig. 7.4 assuming typical process paramaters. For reasons discussed 
above, instead of utilizing the full range of  the 12-bit code, the digital output utilizes 
only about 20% of the full scale range at typical condition, covering from binary code 
range 010100110111 to 100001011010. From Fig. 7.4, it can be seen that the Boolean 
output is very linear with respect to temperature.   
 
Figure 7.4 Normalized digital output code vs. temperature 
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Figure 7.5 Temperature error of the digital codes at typical conditions 
 
 
Figure 7.6 Reference current thermal stability and temperature nonlinearity 
 
The digital outputs at all five process corners, normalized to a 1V reference,  are 
shown in Fig.7.8. This shows why the extra two bits were needed to allow operation over 
all process corners. 
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Figure 7.7 Temperature error of 12-bit digital codes over process corners 
 
 
Figure 7.8 12-bit digital codes vs. temperature over process corners 
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Because of the highly linear output, the nonlinearity of the temperature 
characteristics cannot be seen in Fig. 7.4.  In Fig. 7.5, the nonlinearity in the temperature 
sensor, still under the assumption of operating at the typical corner of the process, is 
shown. With the 12-bit output, simulations show a 0.2oC temperature error over the 
whole temperature range. The temperature error was obtained by first determining the 
output code from -20oC to 100oC with 5oC step and then by comparing the transfer curve 
against the end point fit line.  The plotting program connected points in Fig. 7.5 but no 
significance should be placed at any temperatures increment other than at the 5oC 
increments used in the simulation.   
Simulation results for the same circuit over process corners are shown in Fig. 7.8.  
The term “same circuit” is used to indicate that the device sizes given in Table 7.1 remain 
the same without re-optimization for operating at different points in the process. A 
deterministic 1-bit calibration was undertaken to accommodate for operating at extremes 
in the process.  In this figure, five different process points (corners) are included.  In 
addition to typical, process corners fastNfastP, fastNslowP, slowNfastP and slowNslowP 
were used.  From these simulations, it can be seen that output code remains quite linear 
over temperature at different corners of the process though there is a shift in the digital 
output code range.  At the extreme process corners used in this simulation, a deterministic 
1-bit calibration (tuning) element was added in paralled with the device M3 in the master 
circuit. For typical, fastNfastP, slowNslowP corners, M3 with an aspect ratio of 
2x2µm/0.3µm was used  while at the fastNslowP, slowNfastP corners, M3 with a halved 
aspect ratio was used. The hardware overhead associated with this 1-bit tuning is very 
small. 
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The nonlinearity relative to end-point fit lines at all five process corners is shown 
in Fig. 7.7. Again, in this figure, simulation results were made with 5oC increments, and 
also no signifcance should be placed on interpreted values associated with connecting the 
simulation points in the figure.  From this figure, it can be observed that the nonlinear 
error is  below 0.5oC over the all five process corners.  
The reference current provided by the master circuit is temperature dependent and 
contains visible temperature non-linearity as predicted by (7.5). Simulated results for the 
relationship between the reference current and tempearture at the typical process point are 
shown in Fig. 7.6. From this figure, it is apparent that the relationship between bias 
current and temperature is highly nonlinear but this nonlinearity is not reflected in a 
nonlinearity in the digital output code.  This figure shows that the proposed structure does 
not require a conventional current reference with good thermal stability.   
Most data converters require a reference, whether it is a voltage reference or a 
current reference.  The proposed circuit of Fig. 7.2 shows no voltage reference and no 
current reference.  And, although the term DAC was used to describe the switchable p-
channel part of the slave circuit, the circuit is more a current steering array controlled by 
a SAR than it is a DAC.  Indeed, this DAC has no reference and neither an output current 
nor an output voltage.  This SAR-based current steering structure is rather embedded in a 
thermal self-compensating feedback loop that forces two node voltages to be equal. 
Although no reference voltge is required, the circuit does require a supply voltage.  
The master circuit can be viewed as a VDD independent current generator and the slave 
circuit is ideally VDD-independent as well.  But, since the output conductances of the 
devices are not 0, it is expected that VDD will have some effect on the output. The 
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nonlinear error for the temperature sensor at the nominal supply voltage of 1.8V is 
compared with that obtained  with ±10% power supply variations  in Fig. 7.9. From this 
figure, it can be observed that the temperature error is less than 0.3oC with ±10% power 
supply variations. This suggests that the temperature-to-digital converter also shows good 
robustness to supply variations.  
 
Figure 7.9 Temperature error under ±10% VDD variation 
 
A summary of the performance of this circuit as obtained from computer 
simulations along with the basic operating conditions are summarized in  Table 7.2. The 
performances have been compared with the published state of art designs in temperature 
sensor with digital outputs in Table 7.3. Designs in [4][6][7] either utilized bandgap 
voltage references or accurate external reference. The proposed temperature to digital 
structure does not require any accurate voltage or current references, and therefore does 
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not have bipolar devices or parasitics BJTs, which are usually larger than standard CMOS 
devices. Also, the proposed design does not require any traditional ADCs, such as 
SARADCs and Σ∆ADCs, which usually require area-consuming capacitors. In the 
simulation, the circuit also demonstrates robust performances under different five process 
corners. For continuous operation, the power consumption of the circuit is 324µW. 
However, a low-power mode is provided where the part is normally shut down and 
powers up when required to take an on-die temperature measurement. In this type of 
mode, assuming that conversion rate is at 10 samples/s, the estimated average power can 
be reduced to around 1 micro-watt range. 
Table 7.2 Key circuit performances 
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Table 7.3 Comparison with recent integrated temperature to digital sensors 
 
IV. SOME PRACTICAL CONSIDERATIONS 
All results presented in this chapter were based upon either analytical 
formulations or computer simulations. The simulated results indicate linearity 
performance that exceeds that of any published results that are based upon CMOS 
devices. Specifically excluded are comparisons with sensor structures that sense 
temperature through pn junctions which can be viewed as parasitic devices in a CMOS 
process. Ultimately, experimental verification is essential to validate the proposed circuit.  
However, even if the specific circuit discussed in this chapter does not have experimental 
performance at the level predicted by simulations, the basic concept of designing a 
temperature to digital converter that does not require any voltage or current reference can 
be used with other temperature-sensing structures as well. 
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Although designers have come to expect good agreement between simulated and 
measured results throughout the industry, this agreement is contingent upon having good 
device models.  In many applications, the models provided by industry are very good thus 
providing good agreement between simulated results and measured results.  But, the 
literature is rather sparse on discussing the validity of existing temperature-dependent 
models for process parameters in CMOS technology.  Existing models show extreme 
linearity with temperature of the threshold voltage of both n-channel and p-channel 
devices.  But whether existing model is sufficient to predict linearity in the threshold 
voltage to the 0.2oC or less level has not been discussed in the literature and this must be 
verified experimentally.   
If either nonlinearities in the temperature coefficients of threshold voltage become 
significant or if the uncorrelation of the temperature coefficients become significant, 
some additional considerations may be required to obtain experimental performance at 
the level predicted by computer simulations but details cannot be provided until these 
effects are quantified.  However, a batch calibration or a two-point or three-point 
calibration is a standard method of addressing these problems, and likely will be 
applicable to the proposed circuit if needed. 
V. CONCLUSIONS 
In this chapter, a new temperature-to-digital converter architecture called a 
“master slave hybrid” temperature sensor was introduced. Unlike conventional BJT based 
temperature sensors with digital readout, the new topology does not require any 
conventional constant reference voltage or reference current; it does not attempt to make 
any node voltage or branch current constant or precisely linear to temperature; it does not 
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need any conventional ADC or DAC; yet it generates a digital output code that is 
extremely linear to temperature over a wide temperature range and over wide process 
variations. Due to its low complexity and high accuracy, it provides potential for on-die 
temperature measurements that are for high-accurcy, small-area, and multiple-site 
temperature measurement.  
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CHAPTER 8  
CONCLUSIONS 
This work has focused on the design and analyses of three fundamental building 
blocks: dynamic comparators, voltage references, and on-die temperature sensors.   
For dynamic comparators, due to the time-varying clock signal and internal 
positive feedback, each transistor’s operation region changes during each clock period 
and how it changes depends on the input signal value during that clock period. It is very 
difficult to predict analytically the offset in such time-varying, non-linear system. We 
proposed a “balanced mode” strategy to overcome the difficulty and derived explicit 
expressions for the offset voltage.  Two types of offset were analyzed: static offset caused 
by process parameter mismatch dominated by carriers’ mobility µ and threshold voltage 
Vth; and dynamic offset caused by parasitic capacitor mismatch and capacitive load 
mismatch from the imbalance in component sizes, via locations, metal routings, 
neighborhood coupling and loading effect, and so on.  Using the balanced mode method, 
we first analyzed static offset in one classic comparator topology – the “Lewis-Gray” 
comparator. The circuit is implemented in 0.25 µm and 40-nm CMOS processes. Good 
agreements were achieved between results from our analytical model and those from 
more accurate but time-consuming Monte Carlo simulations.  The analytical model also 
gave a good prediction to the offset in the second dynamic comparator topology proposed 
by L. Sumanen, et al.  The analytical model also provides explicit formulae of the static 
offset voltage, which allow designers can use as a guidance to optimize their designs. The 
potential of the proposed analytic static offset model was clearly demonstrated when it 
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was applied to re-size “Lewis-Gray” comparator and to achieve an offset reduction of 
41% while maintaining the total area as a constant. Using the balanced mode approach, 
we also analyzed the capacitive mismatch at different nodes in a dynamic comparator. It 
has been found in this work that different pairs of nodes have different vulnerabilities to 
capacitive mismatch. From the analytical model, we can see that if the speed requirement 
can be easily met, some precisely matched capacitors can be added simultaneously at the 
pair of nodes to reduce offset.  
Motivated by the apparent gap between bandgap measured results and predicted 
results from existing analytical models, we developed an explicit model for the effects of 
non-idealities in bandgap references. Specifically, we proposed a systematic way to 
determine analytically the effects of the temperature dependent non-ideal component on 
the inflection point location, on the curvature of bandgap curve and on the magnitude of 
the output voltage. Two major non-ideal components, the temperature dependent gain-
determining resistors and the amplifier offset voltage Vos, on the temperature 
characteristics of basic bandgap circuits were analyzed. The effectiveness of the derived 
model was proved by comparing with simulation results using the BSIM3v3 model in 
Spectre. This new approach allows the circuit designers to have a better understanding of 
the main limitations of the adopted voltage references architectures and to improve their 
high precision reference circuit designs. 
For on-die temperature sensors, we developed a class of temperature sensors that 
express CMOS threshold voltage Vth at the outputs. A sizing strategy that utilizes a 
combined analytical and numerical approach has been introduced, which effectively 
compensates both second and third-order temperature non-linearity, so that the output 
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voltage can be highly linear with temperature. Three structures that can extract threshold 
voltage were designed using 0.18 µm process. The designed circuits demonstrate 
extremely low maximum temperature errors at 0.04oC~0.15oC levels at typical 
conditions. In the presence of both process variation and local device mismatches, the 
circuits all demonstrate excellent robustness.  The small area and small temperature error 
makes this class of temperature sensors very attractive for high-precision multi-site on-
chip temperature measurements. Finally, based upon the basic sensor structures, a new 
topology to build highly linear on-die temperature sensors with direct digital output has 
been proposed. This topology comprises of a master circuit using a basic threshold 
extraction circuit to work as a current reference, and a slave temperature sensor blended 
with PMOS current DAC. A comparator compares two sensing nodes voltages in the 
slave sensor, and drives SAR logic to control the current steering of DAC so that equal 
voltages are maintained at the two sensor nodes. The output digital codes from the SAR 
logic, which are also the inputs to the current DAC, have a very good linear relationship 
with temperature—with a maximum temperature error at 0.15oC level. Meanwhile, this 
topology does not require any additional constant reference voltage or current. It does not 
attempt to make any node voltage or branch current constant or precisely linear to 
temperature. It also does not require any conventional ADC.  
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